

F3Jr

01	Block Diagram	61	*
02	System Setting	62	USB CONN
03	*	63	*
04	CPU-YONAH(HOST)	64	ISA ROM
05	CPU-YONAH(PWR)	65	*
06	*	66	LED
07	NB-945PM(HOST)	67	*
08	NB-945PM(DMI & CFG)	68	DC & BAT IN
09	NB-945PM(GRAPHIC)	69	*
10	NB-945PM(DDR2)	70	Debug CONN.
11	NB-945PM(PWR)	71	*
12	NB-945PM(PWR2)	72	SATA-HDD & ODD
13	NB-945PM(GND)	73	*
14	*	74	SREW HOLE
15	SB-ICH7M(1)	75	*
16	SB-ICH7M(2)	76	TPM
17	SB-ICH7M(3)	77	*
18	SB-ICH7M(PWR)	78	BT
19	*	79	*
20	DDR2 SO-DIMM0	80	POWER_VCORE
21	DDR2 SO-DIMM1	81	POWER_SYSTEM
22	DDR2 TERMINATION	82	POWER_IO_1.5VS & 1.05VS
23	*	83	POWER_IO_DDR & VTT
24	VGA_ATL_M7X/64-M_MAIN(1)	84	POWER_IO_+3VAO & +2.5VS
25	VGA_ATL_M7X/64-M_Memory(2)	85	POWER_VGA_CORE & RAM
26	VGA_ATL_M7X/64-M_PCH-E(3)	86	POWER_+1.2VSP
27	VGA_ATL_M7X/64-M_POWER(4)	87	POWER_CHARGER
28	VGA_ATL_M7X/64-M_VRAM_A(5)	88	POWER_PIC(Empty)
29	VGA_ATL_M7X/64-M_VRAM_B(6)	89	POWER_DETECT
30	VGA_SPL_ROM(7)	90	POWER_PROTECT
31	FINGER PRINT	91	POWER_LOAD SWITCH
32	CRT	92	POWER_FLOWCHART
33	LVDs & INVERTER CONNECTOR	93	POWER_SIGNAL
34	*	94	History
35	TV OUT CONN		
36	*		
37	THER SENSOR & FAN		
38	*		
39	CLOCK GEN-ICS954310		
40	*		
41	Power on & Reset Freq.		
42	DISCHARGE		
43	*		
44	LAN-RTL8111B		
45	MDC & RJ45+11		
46	*		
47	MINI CARD		
48	*		
49	CARD1394-R5C832(1)		
50	CARD1394-R5C832(2)		
51	3 in 1 CARD READER		
52	NEWCARD		
53	R5C841		
54	PCMCIA SOCKET A		
55	*		
56	CODEC-ALC660		
57	AUDIO AMP & JCAK		
58	*		
59	EC-IT8510E		
60	Touch Pad & KB		

The diagram illustrates the following components and their connections:

- CPU:** YONAH MEROM, 31W / 34W, PSB 667MHz.
- North Bridge:** Intel 945PM, connected to CPU via FSB 667MHz.
- South Bridge:** ICH7-M, connected to North Bridge via x4 DMT.
- Memory:** GDDR2 16Mx16 x4 (Option), GDDR2 16Mx16 x4, DDR2 SO-DIMM0, DDR2 SO-DIMM1.
- Storage:** SATA HDD, PATA HDD, ODD, SATA HDD.
- Connectivity:** PCI-E X16, PCI, USB, PCIE x1, PCIE x1, USB Port X4, Bluetooth, CMOS Camera, Finger Print.
- Audio:** AUDIO AMP, EXT MIC, INT MIC, AZALIA CODEC Realtek ALC660.
- Other Components:** LCD, CRT, TV-OUT, DVI, Debug Conn., TPM 1.2 INFINEON SLB9635, EC ITE IT8510E, Internal KB, Touch Pad, Card Reader 1394 Ricoh R5C832/R5C841, PCMCIA, GIGALAN Realtek RTL8111B, 3 in 1 Card Reader, 1394, MDC, MINICARD, NEWCARD, USB Port X4, Bluetooth, CMOS Camera, Finger Print.

ASUS Title : Block Diagram
Engineer: Frank Xu
Rev: 2.0
Date: 11-11-2006
Sheet: 1 of 94

<< Kennedy_Zhang >>

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	/	
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	/	
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	IO
164	SMDAT0/GPB4	SMB0_DAT	IO
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	/	
165	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	IO
170	SMDAT1/GPC2	SMB1_DAT	IO
171	GPC3	/	
172	TMR10/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
175	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	EC_IDE_RST#	O
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	BUF_PLT_RST#	I
31	ECSC#/GPD3	EXT_SC#	O
41	GPD4	RF_ON_SW#	I
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	GAIN_AMP#_K	O
87	ADC4/GPE0	COLOREN#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	DISTP#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	BT_ON#	I
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	
115	PS2DAT1/GPF3	/	
116	PS2CLK2/GPF4	TP_CLK	IO
117	PS2DAT2/GPF5	TP_DAT	IO
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	INSTANTON#	I
113	FA16/GPG0	FA16#	
112	FA17/GPG1	FA17	
104	FA18/GPG2	FA18	
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	
28	LPC80LL/GPG7	AC_APR_UC#	

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	O
55	GPH2	CPUPWR_GD#	O
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GP10	ICH7_PWROK	O
149	GP11	WATCH_DOG#	O
152	GP12	/	O
155	GP13	CHG_EN#	O
156	GP14	PRECHG	O
168	GP15	BAT_LL#	O
174	GP16	BAT_LEARN	O

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCL_REQ#5	I
G8	GPIO02/PIRQE#	PCL_INT#	I
F7	GPIO03/PIRQF#	PCL_INTF#	I
F8	GPIO04/PIRQG#	PCL_INTG#	I
G7	GPIO05/PIRQH#	PCL_INTH#	I
AC21	GPIO06	BTLED_ON	O
AC18	GPIO07	WLAN_LED_EN	O
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_ON#	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	ICH_GPIO13	I
R4	GPIO14	TP_LEDON	I
E22	GPIO15	CB_SD#	I
AC22	GPIO16	PM_DPRSLPVR	O
D8	GPIO17/GNT5#	PCL_GNT#5	O
AC20	GPIO18/STP_PCI#	STP_PC#	O
AH18	GPIO19/SATA1GP	ICH_GPIO19	I
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	CPU_Select	I
A13	GPIO22/REQ4#	PCL_REQ#4	I
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	IO
R3	GPIO24	ICH_GPIO24	O
D20	GPIO25	ICH_GPIO25	O
A21	GPIO26/EL_RSVD	ICH_GPIO26	O
B21	GPIO27/EL_STATE0	PD_DET#	I
E23	GPIO28/EL_STATE1	ICH_GPIO28	O
C3	GPIO29/OC#5	USB_OC#5	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC#7	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/AZ_DOCK_EN#	ICH_GPIO33	O
U2	GPIO34/AZ_DOCK_RST#	ICH_GPIO34	O
AD21	GPIO35	ICH_GPIO35	O
AH19	GPIO36/SATA2GP	ICH_GPIO36	I
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCL_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER(832/841)	AD17/AD18	(0/1)	A
1394(832/841)	AD17/AD18	(0/1)	B
CARD BUD(/841)	AD18	1	C

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)


		Title : System Setting	
ASUSTek Computer INC. N81		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date: 2011-11-20		Sheet: 2	of 94

<< Kennedy_Zhang >>





		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE 11/2008		Sheet 8 of 94

<< Kennedy_Zhang >>





<< Kennedy_Zhang >>






		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	of
SEP 11 2006		6	94


<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




<< Kennedy_Zhang >>

U28		
AC41	VSS_0	VSS_97
AA41	VSS_1	VSS_98
WA1	VSS_2	VSS_99
TA1	VSS_3	VSS_100
PA1	VSS_4	VSS_101
MA1	VSS_5	VSS_102
JA1	VSS_6	VSS_103
IA1	VSS_7	VSS_104
AV40	VSS_8	VSS_105
AP40	VSS_9	VSS_106
AN40	VSS_10	VSS_107
AK40	VSS_11	VSS_108
AM40	VSS_12	VSS_109
AG40	VSS_13	VSS_110
AF40	VSS_14	VSS_111
AE40	VSS_15	VSS_112
AD40	VSS_16	VSS_113
AC40	VSS_17	VSS_114
AB40	VSS_18	VSS_115
AA40	VSS_19	VSS_116
WA39	VSS_20	VSS_117
TA39	VSS_21	VSS_118
PA39	VSS_22	VSS_119
MA39	VSS_23	VSS_120
JA39	VSS_24	VSS_121
IA39	VSS_25	VSS_122
AV39	VSS_26	VSS_123
AP39	VSS_27	VSS_124
AN39	VSS_28	VSS_125
AK39	VSS_29	VSS_126
AM39	VSS_30	VSS_127
AG39	VSS_31	VSS_128
AF39	VSS_32	VSS_129
AE39	VSS_33	VSS_130
AD39	VSS_34	VSS_131
AC39	VSS_35	VSS_132
AB39	VSS_36	VSS_133
AA39	VSS_37	VSS_134
WA38	VSS_38	VSS_135
TA38	VSS_39	VSS_136
PA38	VSS_40	VSS_137
MA38	VSS_41	VSS_138
JA38	VSS_42	VSS_139
IA38	VSS_43	VSS_140
AV38	VSS_44	VSS_141
AP38	VSS_45	VSS_142
AN38	VSS_46	VSS_143
AK38	VSS_47	VSS_144
AM38	VSS_48	VSS_145
AG38	VSS_49	VSS_146
AF38	VSS_50	VSS_147
AE38	VSS_51	VSS_148
AD38	VSS_52	VSS_149
AC38	VSS_53	VSS_150
AB38	VSS_54	VSS_151
AA38	VSS_55	VSS_152
WA37	VSS_56	VSS_153
TA37	VSS_57	VSS_154
PA37	VSS_58	VSS_155
MA37	VSS_59	VSS_156
JA37	VSS_60	VSS_157
IA37	VSS_61	VSS_158
AV37	VSS_62	VSS_159
AP37	VSS_63	VSS_160
AN37	VSS_64	VSS_161
AK37	VSS_65	VSS_162
AM37	VSS_66	VSS_163
AG37	VSS_67	VSS_164
AF37	VSS_68	VSS_165
AE37	VSS_69	VSS_166
AD37	VSS_70	VSS_167
AC37	VSS_71	VSS_168
AB37	VSS_72	VSS_169
AA37	VSS_73	VSS_170
WA36	VSS_74	VSS_171
TA36	VSS_75	VSS_172
PA36	VSS_76	VSS_173
MA36	VSS_77	VSS_174
JA36	VSS_78	VSS_175
IA36	VSS_79	VSS_176
AV36	VSS_80	VSS_177
AP36	VSS_81	VSS_178
AN36	VSS_82	VSS_179
AK36	VSS_83	
AM36	VSS_84	
AG36	VSS_85	
AF36	VSS_86	
AE36	VSS_87	
AD36	VSS_88	
AC36	VSS_89	
AB36	VSS_90	
AA36	VSS_91	
WA35	VSS_92	
TA35	VSS_93	
PA35	VSS_94	
MA35	VSS_95	
JA35	VSS_96	
IA35	VSS_97	
AV35	VSS_98	
AP35	VSS_99	
AN35	VSS_100	




U29		
AT23	VSS_180	VSS_273
AN23	VSS_181	VSS_274
AM23	VSS_182	VSS_275
AG23	VSS_183	VSS_276
AF23	VSS_184	VSS_277
AE23	VSS_185	VSS_278
AD23	VSS_186	VSS_279
AC23	VSS_187	VSS_280
AB23	VSS_188	VSS_281
AA23	VSS_189	VSS_282
WA23	VSS_190	VSS_283
TA23	VSS_191	VSS_284
PA23	VSS_192	VSS_285
MA23	VSS_193	VSS_286
JA23	VSS_194	VSS_287
IA23	VSS_195	VSS_288
AV23	VSS_196	VSS_289
AP23	VSS_197	VSS_290
AN23	VSS_198	VSS_291
AM23	VSS_199	VSS_292
AG23	VSS_200	VSS_293
AF23	VSS_201	VSS_294
AE23	VSS_202	VSS_295
AD23	VSS_203	VSS_296
AC23	VSS_204	VSS_297
AB23	VSS_205	VSS_298
AA23	VSS_206	VSS_299
WA22	VSS_207	VSS_300
TA22	VSS_208	VSS_301
PA22	VSS_209	VSS_302
MA22	VSS_210	VSS_303
JA22	VSS_211	VSS_304
IA22	VSS_212	VSS_305
AV22	VSS_213	VSS_306
AP22	VSS_214	VSS_307
AN22	VSS_215	VSS_308
AM22	VSS_216	VSS_309
AG22	VSS_217	VSS_310
AF22	VSS_218	VSS_311
AE22	VSS_219	VSS_312
AD22	VSS_220	VSS_313
AC22	VSS_221	VSS_314
AB22	VSS_222	VSS_315
AA22	VSS_223	VSS_316
WA21	VSS_224	VSS_317
TA21	VSS_225	VSS_318
PA21	VSS_226	VSS_319
MA21	VSS_227	VSS_320
JA21	VSS_228	VSS_321
IA21	VSS_229	VSS_322
AV21	VSS_230	VSS_323
AP21	VSS_231	VSS_324
AN21	VSS_232	VSS_325
AM21	VSS_233	VSS_326
AG21	VSS_234	VSS_327
AF21	VSS_235	VSS_328
AE21	VSS_236	VSS_329
AD21	VSS_237	VSS_330
AC21	VSS_238	VSS_331
AB21	VSS_239	VSS_332
AA21	VSS_240	VSS_333
WA20	VSS_241	VSS_334
TA20	VSS_242	VSS_335
PA20	VSS_243	VSS_336
MA20	VSS_244	VSS_337
JA20	VSS_245	VSS_338
IA20	VSS_246	VSS_339
AV20	VSS_247	VSS_340
AP20	VSS_248	VSS_341
AN20	VSS_249	VSS_342
AM20	VSS_250	VSS_343
AG20	VSS_251	VSS_344
AF20	VSS_252	VSS_345
AE20	VSS_253	VSS_346
AD20	VSS_254	VSS_347
AC20	VSS_255	VSS_348
AB20	VSS_256	VSS_349
AA20	VSS_257	VSS_350
WA19	VSS_258	VSS_351
TA19	VSS_259	VSS_352
PA19	VSS_260	VSS_353
MA19	VSS_261	VSS_354
JA19	VSS_262	VSS_355
IA19	VSS_263	VSS_356
AV19	VSS_264	VSS_357
AP19	VSS_265	VSS_358
AN19	VSS_266	VSS_359
AM19	VSS_267	VSS_360
AG19	VSS_268	
AF19	VSS_269	
AE19	VSS_270	
AD19	VSS_271	
AC19	VSS_272	

<< Kennedy_Zhang >>



		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	14 of 94


<< Kennedy_Zhang >>




<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




<< Kennedy_Zhang >>




<< Kennedy_Zhang >>

ASUS		Title : DDR2 TERMINATION	
ASUSTeK COMPUTER INC. NB1		Engineer: Frank Xu	
Size	Project Name	F3Jr	Rev 2.0
Custom			
Date: 2006-11-11		Sheet	22 of 94




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	of
10/11/2008	11/2008	29	94

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>




<Variant Name>			
ASUS		Title : VGA SPI ROM	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE	Sheet	of

<< Kennedy_Zhang >>




ASUS		Title : FINGER PRINT	
ASUSTek COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE	DATE	DATE
10/11/2008	10/11/2008	10/11/2008	10/11/2008
Sheet	81	of	94

<< Kennedy_Zhang >>



PLACE ESD Diodes near VGA port



ASUS		Title : CRT	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date: 01/11/2006	Sheet 32 of 94		


<< Kennedy_Zhang >>

LCD Backlight Control

LCD Power


Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

LCD LVDS Interface




INVERTER Interface/Speaker CONN.

PANEL ID1 = 1 : WSXGA+ 1680x1050
PANEL ID1 = 0 : WXGA 1280x800
PANEL ID0 RESERVE FOR VENDOR



<< Kennedy_Zhang >>



ASUS		Title :LVDS & INVERTER	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date: 9/11/11	11/11/2008	Sheet 33	of 94




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2008		Sheet 84 of 94

<< Kennedy_Zhang >>

The three diagrams illustrate the connection of the BAV99 diode array to the TV_CVBS, TV_Y, and TV_C signals. In each case, the 3V5V source is connected to pin 2, pin 1 is grounded, and pin 3 is connected to the signal output.




DVI




		Title : TV OUT & DVI CON	
ASUSTeK COMPUTER INC		Engineer: <i>Frank Xu</i>	
Size Custom	Project Name F3Jr		Rev 2.0
Date: 8/15	Ver: 1.1 3/26/05	Sheet 25	of 24

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>


Thermal Sensor



DC FAN Control




<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2006		Sheet 88 of 94







<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>





SHUT_DOWN#




		Title :Power on & Res Freq	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	41 of 94

<< Kennedy_Zhang >>




ASUS		Title : DISCHARGE & EMI CAP	
ASUSTeK COMPUTER INC. NB1		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE	DATE 11/20/06	Sheet 42 of 94

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2008		Sheet 43 of 94

<< Kennedy_Zhang >>




ASUS				Title : LAN-RTL8111B	
ASUSTeK COMPUTER INC. NB1				Engineer: Frank Xu	
Size	Project Name			Rev	
Custom	F3Jr			2.0	
Date: 11/11/2006	Sheet	44	of	94	

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/20/06		Sheet 46 of 94

<< Kennedy_Zhang >>






		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2006		Sheet 48 of 94

<< Kennedy_Zhang >>




ASUS		Title : CARD1394-R5C832(2)	
ASUSTeK COMPUTER INC. NB1		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date: 11/11/2006	Sheet: 50	of 94	

<< Kennedy_Zhang >>




ASUS			Title 3 in 1 CARD READER	
ASUSTeK COMPUTER INC.			Engineer: Frank Xu	
Size	Project Name	Rev		
Custom	F3Jr	2.0		
Date	DATE	DATE	Sheet	of
2008/11/11	2008/11/11	2008/11/11	61	64


<< Kennedy_Zhang >>




<< Kennedy_Zhang >>



<< Kennedy_Zhang >>




<< Kennedy_Zhang >>




ASUS		Title : ON1 & ON2	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/20/06		Sheet 58 of 94

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2006		Sheet 61 of 94

<< Kennedy_Zhang >>



ASUS		Title : USB CONN	
ASUSTek COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date: 10/11/2008	Sheet: 65	of 94	



<< Kennedy_Zhang >>



		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	of
SEP 11 2006		69	94


<< Kennedy_Zhang >>

ISA ROM



ASUS		Title :ISA ROM	
ASUSTeK COMPUTER INC. NB1		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date: 10/11/2006		Sheet: 64	of 94

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/20/06		Sheet 65 of 94


<< Kennedy_Zhang >>

For LED


For POWER LED




For BATTERY LED




for Cap. Lock




for Num Lock




For SATA/IDE LED




For WireLess LED




for Scroll Lock



for Touch Pad




For BT LED



ASUS				Title : LED	
ASUSTeK COMPUTER INC.				Engineer: Frank Xu	
Size	Project Name			Rev	
Custom	F3Jr			2.0	
Date	10/11/2006	Sheet	66	of	94


<< Kennedy_Zhang >>





		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2006		Sheet 67 of 94

<< Kennedy_Zhang >>


DC IN



BAT IN




Without Battery & Pull out Adapter



ASUS		Title : DC & BAT IN	
ASUSTeK COMPUTER INC. NB1		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	10/11/2006	Sheet	66 of 94

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	of
SEP 11 2006		69	94

<< Kennedy_Zhang >>

Diagram illustrating the bottom connector of the FPC CON12P. The connector is a 12-pin connector with pins numbered 1 through 12. The connections are as follows:


- Pin 1: +3VS
- Pin 2: LPC_AD0
- Pin 3: LPC_AD1
- Pin 4: LPC_AD2
- Pin 5: LPC_AD3
- Pin 6: LPC_FRAME#
- Pin 7: CLK_DBGPC1
- Pin 8: C654 10PF/50V
- Pin 9: GND
- Pin 10: GND
- Pin 11: GND
- Pin 12: GND

The connector is labeled CON12P and has a label "Bottom Connector".



		Title : <u>Debug CONN.</u>	
ASUSTek COMPUTER INC		Engineer: <u>Frank Xu</u>	
Size <u>Custom</u>	Project Name <u>F3Jr</u>	Rev <u>2.0</u>	
Date: <u>2006-11-11</u>		Sheet <u>70</u> of <u>94</u>	

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE 11/2008		Sheet 71 of 94


<< Kennedy_Zhang >>

SATA HDD

ODD




Normal type
High: Slave
Low :
Master



		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE: 11/11/2006	Sheet	79 of 94

<< Kennedy_Zhang >>




FOR FAN

H1
C91D91N

H2
C91D91N


ASUS		Title : SREW HOLE	
ASUSTek COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE	Sheet	of
10/11/2006	11/2006	74	94

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>

For TPM Module




ASUS		Title : TPM	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date: 2011.11.20		Sheet 76 of 94	

<< Kennedy_Zhang >>





<< Kennedy_Zhang >>

For Bluetooth




For Side SW




ASUS		Title : Blue Tooth	
ASUSTek COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date	DATE	DATE	DATE
10/11/2008	10/11/2008	10/11/2008	10/11/2008

<< Kennedy_Zhang >>




		Title : Schematic page name	
ASUSTeK COMPUTER INC.		Engineer: Frank Xu	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	DATE: 11/11/2006	Sheet	79 of 94

<< Kennedy_Zhang >>



<< Kennedy_Zhang >>


+1.2VSP



ASUS		Title : POWER_VGA_+1.2VSP	
<OrigName>		Engineer:	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	11/11/2008	Sheet	86 of 94

<< Kennedy_Zhang >>

Kennedy_Zhang




		Title : POWER_CHARGER	
Engineer:			
Size	Project Name	Rev	
C	F3Jr	2.0	


		Title : POWER_PIC	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date: 11/11/2008	Sheet 88 of 94		

<< Kennedy_Zhang >>


BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




ASUS		Title : POWER_DETECT	
<OrigName>		Engineer:	
Size	Project Name	Rev	
Custom	F3Jr	2.0	
Date	11/11/2008	Sheet	89 of 94

<< Kennedy_Zhang >>

BATTERY A/D_SD# (OVP)





POWER GOOD DETECTER





ASUS		Title : POWER_PROTECT	
Size		Engineer:	
Custom	Project Name	F3Jr	Rev
Date: 11/11/2008	Sheet	90	of 94

<< Kennedy_Zhang >>

SUSC#_PWR POWER




SUSB#_PWR POWER



ASUS		Title : POWER_LOAD_SWITCH	
Size	Project Name	Engineer:	Rev
Custom	F3Jr		2.0
Date: 11/11/2008	Sheet 91 of 94		

<< Kennedy_Zhang >>




<< Kennedy_Zhang >>

AC_BAT_SYS	AC_BAT_SYS	33,68,80,81,82,83,84,85,87
+3VA	+3VA	15,33,41,42,58,59,84,89
+5VA	+5VA	81,84,90
+5VO	+5VO	81,82,83,85,91
+3VO	+3VO	81,82,86,90,91
+3VSUS	+3VSUS	16,17,18,44,45,47,52,81
+5VSUS	+5VSUS	18,66,81,90
+3V	+3V	33,42,44,45,47,53,54,76,78,84,91
+3VS	+3VS	8,12,15,16,17,18,20,21,31,32,33,35,37,39,42,44,47,49,50,51,52,53,56,57,59,70,72,76,80,82,90,91
+12VSUS	+12VSUS	81,91
+12V	+12V	42,51,57,91
+12VS	+12VS	27,32,33,57,66,91
+5V	+5V	33,42,54,62,85,89,91
+5VS	+5VS	17,18,32,35,37,42,56,57,59,60,66,72,80,91
+2.5VO	+2.5VO	84
+2.5VS	+2.5VS	8,12,24,27,42,56,84
+1.8VO	+1.8VO	83,91
+1.8V	+1.8V	8,11,20,21,22,42,53,83
+1.8VS	+1.8VS	27,91
+VCCP	+VCCP	4,5,7,9,11,12,15,18,39,42,82
+0.9VS	+0.9VS	22,28,29,42,83
BAT	BAT	68,87
+5VCHG	+5VCHG	67,89
+5VLCM	+5VLCM	66,89,90
+2.5VREF	+2.5VREF	84,89,90
+VCORE	+VCORE	5,80
+VGA_VCORE	+VGA_VCORE	24,27,85
+VRAM	+VRAM	24,25,27,28,29,42,85
+1.2VSP	+1.2VSP	24,26,27,86
+3VSG	+3VSG	24,27,30,91
BAT_CON	BAT_CON	68,87

FOR POWER TEST

R10.12



ASUS		Title : POWER_SIGNAL	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date: 11/11/2008		Sheet: 93	of 94

<< Kennedy_Zhang >>

Rev	Date	Description
1.0	10/12/06	1. Initial release.
1.1	11/03/06	1. Change L2412 Power from +3VSG to +3VSG_Delay and add JP3 default open. Page 24,27. 2. LVDDR power add L2717 connect to 1.8V for M8X. Page 27. 3. Add Q16 and THRO_CPU singal for batetry tempture protection. Page 4,59. 4. Add PD5706 for power request. Page 87.
2.0	12/05/06	1. Add VGA Thermal Sensor connect to VGA GPIO17.Page 24.

Rev	Date	Description
1.0	10/12/06 Change from F3Ja R2.2	1. Change CE8,CE14 from 47uF to 100uF CAP EL 5"5.4 for cost down. Page 37,62. 2. Remove R231,R530,R232,R529 for Pannel ID. Page 33. 3. Change PCB_ID [2:0] to 000. Page 17. 4. Remove RN2, RN3, RN22, R225, R226, R547, R548, R174, R421, R565, R500 for cost down. Page 5,39,32,45,57,49. 5. Change R347, R525, R528, R414, R415, R417, R418 to Short Pad and default Open. Page 45, 56. 6. Change R437, R438, L5, L6, R257, R259, R266, R443, R159 to Short Pad and default Short. Page 59,12,39,44. 7. Change R531, R532, L85, R367, R368, L64, R535, R536, L99, R444, R446, L84, R449, R450, L86, R451, R453, L87, R454, R457, L90 to RN55, RN60, RN61, RN62, RN64, RN65. Page 33,35,52,78,62. 8. Add R5824,C2941 for sigmatel internal MIC. pull up power. Page 56. 9. Add R5824, R5825, R5826, R5827, R5828, R5829, L2905, L2906, L2907 for DVI EMI. Page 35. 10. USB of Finger Print Add C168, C619 0603 Size for EMI Request. Page 31. 11. Add R82 for support Clock Gen. ICS9LPR363. Page 39. 12. Remove PJP6300,PJP6301,PJP6302,PJP6303. Page 93.

		Title : History	
ASUSTek COMPUTER INC		Engineer: Frank Xu	
Size	Project Name		Rev
Custom	F3Jr		2.0
Date: 10/11/2006		Sheet	64 of 94

<< Kennedy_Zhang >>