





M50Vm Montevina Block Diagram









Pin F8 left as
GTLREF_Control for QC
design

Pin AA8 AC8 D8 left as
reserved for QC design

Pin AE8 left as NC for QC
design (BPM_2#[3])

Pin AA7 left NC for
QC design (QC BR1#)



Decoupling guide from Intel

VCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?



+VCORE Mid-Frequency Capacitor

Intel: 22UF *32
F3S: 10UF *16
A7S: 10UF *1011/17
V1V: ?

+VCCP Decoupling Capacitor

Intel: 270UF *1, 0.1UF *6
F3S: 100UF *1, 0.1UF *4
V1V: ?


**? DEGREE C
THERMAL PROTECTION
PLACE UNDER CPU**




Thermal Trip signal (From CPU to ICH-9M and sequence)

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	


		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer:	
Size A	Project Name		Rev 1.0
Date: Wednesday, February 13, 2008		Sheet	6 of 96




Place near SO-DIMM_1









SMBus Slave Address:A4H



Layout Note: Place these Caps near SO DIMM 1









U1001A		
H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	E6	H_D#_3
H_D#4	G2	H_D#_4
H_D#5	H6	H_D#_5
H_D#6	H2	H_D#_6
H_D#7	F6	H_D#_7
H_D#8	D4	H_D#_8
H_D#9	H3	H_D#_9
H_D#10	M9	H_D#_10
H_D#11	M11	H_D#_11
H_D#12	J1	H_D#_12
H_D#13	J2	H_D#_13
H_D#14	N12	H_D#_14
H_D#15	J6	H_D#_15
H_D#16	P2	H_D#_16
H_D#17	L2	H_D#_17
H_D#18	R2	H_D#_18
H_D#19	N9	H_D#_19
H_D#20	L6	H_D#_20
H_D#21	M5	H_D#_21
H_D#22	J3	H_D#_22
H_D#23	N2	H_D#_23
H_D#24	R1	H_D#_24
H_D#25	N5	H_D#_25
H_D#26	N6	H_D#_26
H_D#27	P13	H_D#_27
H_D#28	N8	H_D#_28
H_D#29	L7	H_D#_29
H_D#30	N10	H_D#_30
H_D#31	M3	H_D#_31
H_D#32	Y3	H_D#_32
H_D#33	AD14	H_D#_33
H_D#34	Y6	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	Y12	H_D#_36
H_D#37	Y14	H_D#_37
H_D#38	Y7	H_D#_38
H_D#39	W2	H_D#_39
H_D#40	AA8	H_D#_40
H_D#41	Y9	H_D#_41
H_D#42	AA13	H_D#_42
H_D#43	AA9	H_D#_43
H_D#44	AA11	H_D#_44
H_D#45	AD11	H_D#_45
H_D#46	AD10	H_D#_46
H_D#47	AD13	H_D#_47
H_D#48	AE12	H_D#_48
H_D#49	AE9	H_D#_49
H_D#50	AA2	H_D#_50
H_D#51	AD8	H_D#_51
H_D#52	AA3	H_D#_52
H_D#53	AD3	H_D#_53
H_D#54	AD7	H_D#_54
H_D#55	AE14	H_D#_55
H_D#56	AE3	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AE3	H_D#_58
H_D#59	AC3	H_D#_59
H_D#60	AE11	H_D#_60
H_D#61	AE8	H_D#_61
H_D#62	AC2	H_D#_62
H_D#63	AD6	H_D#_63
H_SWING	C5	H_SWING
H_RCOMP	E3	H_RCOMP
H_CPURST#		H_CPURST#
H_CPUSLP#		H_CPUSLP#
H_VREF		H_VREF
H_DVREF		H_DVREF



HOST


H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADS#	H12	H_ADS# 3
H_ADSTB#_0	B16	H_ADSTB#0 3
H_ADSTB#_1	G17	H_ADSTB#1 3
H_BNR#	A9	H_BNR# 3
H_BPR#	F11	H_BPR# 3
H_BREQ#	G12	H_BREQ# 3
H_DEFER#	E9	H_DEFER# 3
H_DBSY#	B10	H_DBSY# 3
HPLL_CLK	AH7	CLK_MCH_BCLK# 29
HPLL_CLK#	J11	CLK_MCH_BCLK# 29
H_DPWR#	F9	H_DPWR# 3
H_DRDY#	H9	H_DRDY# 3
H_HIT#	E12	H_HIT# 3
H_LOCK#	H11	H_LOCK# 3
H_TRDY#	C9	H_TRDY# 3
H_DINV#_0	J8	H_DINV#0 3
H_DINV#_1	L3	H_DINV#1 3
H_DINV#_2	Y13	H_DINV#2 3
H_DINV#_3	Y1	H_DINV#3 3
H_DSTBN#_0	L10	H_DSTBN#0 3
H_DSTBN#_1	M7	H_DSTBN#1 3
H_DSTBN#_2	AA5	H_DSTBN#2 3
H_DSTBN#_3	AE6	H_DSTBN#3 3
H_DSTBP#_0	L9	H_DSTBP#0 3
H_DSTBP#_1	M8	H_DSTBP#1 3
H_DSTBP#_2	AA6	H_DSTBP#2 3
H_DSTBP#_3	AE5	H_DSTBP#3 3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0 3
H_RS#_1	F12	H_RS#1 3
H_RS#_2	C8	H_RS#2 3





Cap 0.1uF within 500 mils from GMCH












CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality


CFG9 : PCIE GRAPHIC LANE
HIGH = Normal Operation (Default)
LOW = Reverse Lanes

CFG16 : FSB Dynamic ODT
HIGH = Ensaible (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port



5	4	3	2	1			
D					D		
C					C		
B					B		
A					A		
ASUS® Title : Engineer: <table><tr><td>Size A</td><td>Project Name</td><td>Rev 1.0</td></tr></table> Date: Wednesday, February 13, 2008 Sheet 16 of 96					Size A	Project Name	Rev 1.0
Size A	Project Name	Rev 1.0					
5	4	3	2	1			

D

C

B

A



Title :

Engineer:

Size
A

Project Name


Rev
1.0






Date: Wednesday, February 13, 2008

Sheet 17 of 96

5	4	3	2	1						
D					D					
C					C					
B					B					
A					A					
ASUS® Title : Engineer: <table><tr><td>Size</td><td>Project Name</td><td>Rev</td></tr><tr><td>A</td><td></td><td>1.0</td></tr></table> Date: Wednesday, February 13, 2008Sheet 18 of 96					Size	Project Name	Rev	A		1.0
Size	Project Name	Rev								
A		1.0								
5	4	3	2	1						

5	4	3	2	1			
D					D		
C					C		
B					B		
A					A		
ASUS® Title : Engineer: <table><tr><td>Size A</td><td>Project Name</td><td>Rev 1.0</td></tr></table> Date: Wednesday, February 13, 2008 Sheet 19 of 96					Size A	Project Name	Rev 1.0
Size A	Project Name	Rev 1.0					
5	4	3	2	1			







ICH9M Boot BIOS select


	GNT#0	CS#1	
LPC	11	1	1
PCI	10	1	0
SPI	01	0	1

(default)




USB 0	USB Conn.
USB 1	USB Conn.
USB 2	USB Conn.
USB 3	USB Conn.
USB 4	Camera
USB 5	
USB 6	UWB
USB 7	WiMAX
USB 8	NewCard
USB 9	TV Tuner
USB 10	Bluetooth
USB 11	Fingerprint






ICH9-M



- 7 S0-DIMM0
- 8 S0-DIMM1
- 29 CLK-GEN
- 39 AUD-DSP
- 43 NEWCARD
- 53 WLAN

EC-IT8752

Master	Slave
SCL_3A SDA_3A (ICH9M)	A. SMB_CLK_S SMB_DAT_S → S0-DIMM0; S0-DIMM1; Debug; WLAN Card B. SMB_CLK_M SMB_DAT_M → CLK Generator
SMB0_CLK SMB0_DAT (EC)	BATTERY
SMB1_CLK SMB1_DAT (EC)	Thermal Sensor



FOR iTPM

		Title : SPI ROM	
ASUSTeK COMPUTER INC. NB4		Engineer: Jace_Kuo	
Size A	Project Name M50Vm		Rev 1.0
Date: Friday, March 07, 2008		Sheet 25	of 96

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	


			Title :		
Engineer:					
Size	Project Name				Rev
A					1.0
Date: Wednesday, February 13, 2008			Sheet	26	of 96

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1


		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Raphael_Chen</i>	
Size A	Project Name M50Vm		Rev 1.0
Date: <i>Wednesday, February 13, 2008</i>		Sheet <i>27</i> of <i>96</i>	

5					4					3					2					1																								
D																																												
C																																												
B																																												
A																																												


			Title :		
ASUSTeK COMPUTER INC. NB6			Engineer: <i>Raphael_Chen</i>		
Size	Project Name				Rev
A	M50Vm				1.0
Date: <i>Wednesday, February 13, 2008</i>			Sheet 28 of 96		




EMI




Keyboard





Touchpad





CIR











N1S Check connector to follow N1S or not




Transformer
close CN3402




<Variant Name>

ASUS		Title : 10	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.01	
Date: Wednesday, April 16, 2008		Sheet 34 of 96	



change codec part-number to ALC663 02G611005200



1. HP1 with S/PDIF
2. HP2
3. MIC1(Jack)
4. MIC2 (Digital INT MIC)



Input impedance:64K ohm(Typical)


Audio Power


FOR ADJUST MODE:


$$V_o = 1.25 * (1 + R3706/R3705)$$


$$= 1.25 * (1 + 100K/34.8K) = 4.84$$











Title : CB_R5C833

ASUSTeK COMPUTER INC. NB1

Engineer: John Hung

Size

Project Name

Custom




M50Vm


Rev

1.0



Date: Friday, March 07, 2008

Sheet 41 of 96







R1.1-04




NewCard Header



NewCard Ejector







LPC Debug Port






For NewCard Debug Card

Delete



MXM CONNECTOR SIDE



PLACE ESD Diodes near VGA port








R1.1

Delete HDMI UMA




Thermal Sensor




SM Bus Address fix at:
1001 100x (98, 99),
Resolution : +/- 1
degree

PWM Fan





SATA0 HDD CON



LAYOUT NOTE:
Two Strobes : Matched within 100 mils of each other
D[0:15] : Matched within +/- 450 mils of two strobes

ODD CNT









5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	





			Title :	
Engineer:				
Size	Project Name			Rev
A				1.0
Date: Wednesday, February 13, 2008			Sheet	54 of 96



5	4	3	2	1	
D					D
C					C
B					B
A					A
			 Title :		
			Engineer:		
Size	Project Name			Rev	
A				1.0	
Date: Wednesday, February 13, 2008			Sheet	55 of 96	
5	4	3	2	1	



Rear



1. Power4Gear
2. Touch-Pad ON/OFF
3. Splendid
4. Instant Fun Plus
5. Power Button









Title :

ASUSTeK COMPUTER INC. NB6

Engineer:

Size

A

Project Name


Rev

1.0


Date: Wednesday, February 13, 2008


Sheet 59 of 96

DC Jack





Battery Connector





BT change from 2.0 to 2.1





Title : TPM_TPM 1.2

ASUSTeK COMPUTER INC. NB1

Engineer:

Size

Project Name

Rev


Custom


M50Vm




1.0

Date: Friday, March 07, 2008


Sheet 62 of 96









Screw Hole A




Screw Hole B




Screw Hole C




Screw Hole F




Screw Hole H




Screw Hole I




Screw Hole J




Screw Hole K



Screw Hole L





D

C

B

A



Title :

Engineer:

Size
A


Project Name

Rev
1.0

Date: Wednesday, February 13, 2008

Sheet 68 of 96

5	4	3	2	1							
D					D						
C					C						
B					B						
A					A						
					ASUS® Title : Engineer: <table><tr><td>Size</td><td>Project Name</td><td>Rev</td></tr><tr><td>A</td><td></td><td>1.0</td></tr></table> Date: Wednesday, February 13, 2008Sheet 69 of 96	Size	Project Name	Rev	A		1.0
Size	Project Name	Rev									
A		1.0									
5	4	3	2	1							



5	4	3	2	1						
D				D						
C				C						
B				B						
A				A						
			 Title : Engineer: <table border="1"><tr><td>Size</td><td>Project Name</td><td>Rev</td></tr><tr><td>A</td><td></td><td>1.1</td></tr></table>		Size	Project Name	Rev	A		1.1
Size	Project Name	Rev								
A		1.1								
Date: Wednesday, February 13, 2008			Sheet 71 of 96							
5	4	3	2	1						

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

			Title :		
Engineer:					
Size	Project Name				Rev
A					1.1
Date: Wednesday, February 13, 2008			Sheet	72	of 96

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

			Title :	
Engineer:				
Size	Project Name			Rev
A				1.1
Date: Wednesday, February 13, 2008			Sheet	73 of 96

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

			Title :	
Engineer:				
Size	Project Name			Rev
A				1.1
Date: Wednesday, February 13, 2008			Sheet	74 of 96

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

			Title :	
Engineer:				
Size	Project Name			Rev
A				1.1
Date: Wednesday, February 13, 2008			Sheet	75 of 96

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

			Title :		
Engineer:					
Size	Project Name				Rev
A					1.1
Date: Wednesday, February 13, 2008			Sheet	76	of 96


5	4	3	2	1			
D					D		
C					C		
B					B		
A					A		
ASUS® Title : Engineer: <table><tr><td>Size A</td><td>Project Name</td><td>Rev 1.1</td></tr></table> Date: Wednesday, February 13, 2008Sheet 77 of 96					Size A	Project Name	Rev 1.1
Size A	Project Name	Rev 1.1					
5	4	3	2	1			

5	4	3	2	1			
D					D		
C					C		
B					B		
A					A		
ASUS® Title : Engineer: <table><tr><td>Size A</td><td>Project Name</td><td>Rev 1.1</td></tr></table> Date: Wednesday, February 13, 2008Sheet 78 of 96					Size A	Project Name	Rev 1.1
Size A	Project Name	Rev 1.1					
5	4	3	2	1			


History


- 20070820 R1.01:
- 1. RTL8111C first release.
 - 2. Remove RTL8111B co-lay circuit.
 - 3. Change the L3404 part-name for the same part reference.





<Variant Name>





<Variant Name>



Title :POWER_IC_+2.5VS

ASUSTeK COMPUTER INC. NB

Engineer: Amos_Yu

Size

Custom

Project Name

M50VM


Rev

1.0

Date: Wednesday, April 16, 2008

Sheet 84 of 94

071002



<Variant Name>



Title :POWER_WO_1.5VS & 1.05VS

ASUSTeK COMPUTER INC. NB

Engineer: Amos_Yu

Size

Custom

Project Name

M50VM

Rev

1.0

Date: Wednesday, April 16, 2008

Sheet 85 of 94

071002

071002





<Variant Name>

		Title : POWER_SHUTDOWN#	
ASUSTeK COMPUTER INC. NB		Engineer: Amos_Yu	
Size Custom	Project Name M50VM		Rev 1.0
Date: Wednesday, April 16, 2008		Sheet 87	of 94

071002

POWER PATH & BAT_LEARN





<Variant Name>



Title :*N/A*

ASUSTeK COMPUTER INC. NB


Engineer: *Amos_Yu*

Size	Project Name	Rev
<i>Custom</i>	M50VM	<i>1.0</i>


Date: *Wednesday, April 16, 2008* Sheet *89* of *94*

071002


BATTERY IN DETECT




ADAPTER IN DETECT




+2.5VREF






SUSC#_PWR POWER




<Variant Name>

ASUS		Title :POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Amos_Yu	
Size	Project Name	Rev	
Custom	M50VM	1.1	
Date: Wednesday, April 16, 2008		Sheet 91 of 94	


POWER GOOD DETECTOR






FOR POWER TEST


1017










<Variant Name>

ASUS®		Title :POWER_SIGNAL	
ASUSTeK COMPUTER INC. NB		Engineer: Amos_Yu	
Size Custom	Project Name M50VM		Rev 1.1
Date: Wednesday, April 16, 2008		Sheet	93 of 94





R1.1-31



Rev	Date	Description
R1.0		First Release!
R1.1 Green Block		** Merge IO board into main board PCB. Page 95. 01.Remove VR_VID[6:0] testing series 0 0hm. Page 4. 02.Change 6pcs +VCORE capacitors to No-Stuff for cost down. Page 5. 03.Change 3pcs +0.9VS capacitors to No-Stuff for cost down. Page 9. 04.Change N1Sv USB port to follow N2Sv, and modify USB_OC#. Page 21,43,45. 05.PM Request: Change Bluetooth LED tp E-Mail LED. Page 22,56. 06.Follow Intel to change C2304 to 1uF/16V(XR). Page 23. 07.Follow R1E to change R2904 to 270ohm. Page 29. 08.Follow IT8752/8512 EC Common Hardware Pin Assignment v0.005, change GPE7 to INSTANT_ON# and GPG0 to PM_THERM#. Page 30. 09.PM REquest: Remove USB port charger function. Page 30,65. 10.PM change WWAN LED to touch-pad lock LED. Page 30,56. 11.Change IR to 36KHz to meet Vista remote control Min. range requirement. Page 31. 12.Remove testing 2nd CIR design. Page 31. 13.Change X3301 to 49S type for cost down. Page 33. 14.LAN chip version change. Page 33. 15.Audio codec chip change version. Page 36. 16.N1Sv/X55 will not supprot 3G function. Page 36,67. 17.Add S/PDIF & HDMI jack detect by Realtek sugesstion. Page 36,65,70,95. 18.Modify audio de-pop circuit. Page 36,37. 19.Modify LVDS power sequence failed bug. Page 45. 20.Modify LCD abnormal display bug due to LVDS pair mismatch. Page 45,70. 21.Remove HDTV support function. Page 47,70. 22.Remove HDMI EMI filter design. Page 48. 23.X55 need two pwer LEDs. Page 56. 24.PM change WLAN LED to RF LED. Page 56,63. 25.Bluetooth pin define error. Page 61. 26.Remove co-layout sequence logic control circuit. Page 68. 27.ME change parts: J3401,J5102,J6002,J6501. Page 34,51,60,65. 28.EMI modification. Page 34,36,65. 29.Crystal accuracy fine-tune. Page 30.USB droop test fail. Page 65. 31.Remove IO board USB common choke design. Page 95. 32.Speaker fine-tune. Page 37. 33.Cost down for 4-wire PWM fan. Page 50. 34.Cost down: Change RB717F to BAT54AW. Page 37,45,48,56.
R2.0 Pink Block		01.Change +1.25VS_MPLL, +1.25VS_PEGPLL & +1.8V_SM_CK PLL design. Page 15. 02.Add CMOS crack protection circuit. Page 22. 03.Reserve C2337 (10UF/16V) for +5VREF_ICH. Page 23. 04.With EMI RD's confirmation, remove reserved LAN common choke circuit. Page 34. 05.With EMI RD's confirmation, change R3612, R3614, R3615, R3616, R3622, R3624,R3626 to short-pad. Page 36. 06.With EMI RD's confirmation, remove reserved 1394 common choke circuit. Page 41. 07.With EMI RD's confirmation, remove reserved NewCard USB common choke circuit. Page 43. 08.Add NewCard debug card co-layout circuit. Page 44. 09.EMI modification: change reserved common choke circuit from USB port to internal camera port. Page 45. 10.HDMI jack detection modification. Page 48,70. 11.Change FAN capacitors to 10UF. Page 50. 12.Modify X55 power LED design. Page 56.

Rev	Date	Description
		13.With EMI RD's confirmation, remove reserved e-SATA/USB combo port USB common choke circuit. Page 41. 14.Reserve R8023 for shortage issue of ISL6262A. Page 80. 15.QTR USB plug test failed, change USB connector. Page 95.