




PCT Device	IDSEL #	REQ/GNT #	Interrupts
CARD READER	AD22	0	INTB-->INTB
1394	AD22	0	INTA-->INTA
LAN	AD24	REQ#2/GNT#2	INTA-->INTC

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)

IC7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
48	GPIO0	VSUS_ON	0
54	GPIO1	VSUS_GD#	0
55	GPIO2	CPUPWR_GD#	1
69	GPIO3	PM1_PWRB3T#	0
70	GPIO4	SUSC_ON	0
75	GPIO5	SUSB_ON	0
76	GPIO6	CPUL_VRON	0
105	GPIO7	PM1_RSMRST#	0
148	GPIO0	ICHT_PMRCK	0
149	GPIO1	/	0
152	GPIO2	MCIOK	1
155	GPIO3	CHG_EN#	0
156	GPIO4	PRECHG	0
168	GPIO6	BAT_LL#	0
174	GPIO6	BAT_LEARN	0

Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/BM_BUS#	PM1_BMBUS#	1	Core(T0:3.3V)	GPI
C8	GPIO01/REQ#	PCI_REQ#5	I/O	Core(T0:3.3V)	GPI
G8	GPIO02/PREQ#	PCI_INT#	I(O/D)	Core(T0:3.3V)	GPI
F7	GPIO03/PREQ#	PCI_INT#	I(O/D)	Core(T0:3.3V)	GPI
F8	GPIO04/PREQ#	PCI_INT#	I(O/D)	Core(T0:3.3V)	GPI
G7	GPIO05/IRQ#	PCI_INT#	I(O/D)	Core(T0:3.3V)	GPI
AC21	GPIO06	NC	I/O	Core(T0:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#	1	Core(T0:3.3V)	GPI
E21	GPIO08	EXTSM#	1	SUS(T0:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(T0:3.3V)	GPI
A20	GPIO10	WLAN_ON#	0	SUS(T0:3.3V)	GPI
B23	SMBALERT#GPD01	SMB_ALERT#	I/O	SUS(T0:3.3V)	Native
F19	GPIO12	KBC_SC#	1	SUS(T0:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(T0:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(T0:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(T0:3.3V)	GPI
AC22	GPIO16	PM1_DPRS_LVR	0	Core(T0:3.3V)	Native
D8	GPIO17/GNT#	PCI_GNT#5	I/O	Core(T0:3.3V)	GPO
AC20	GPIO18/STP_PC#	STP_PC#	0	Core(T0:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	0	Core(T0:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	0	Core(T0:3.3V)	GPO
AE19	GPIO21/SA1A0GP	NC	I/O	Core(T0:3.3V)	GPI
A13	GPIO22/REQ#	PCI_REQ#4	I/O	Core(T0:3.3V)	Native
A45	LDROTH#GPD03	TP	I/O	Core(T0:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(T0:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(T0:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(T0:3.3V)	GPO
B21	GPIO27/EL_STATED	PD_DET#	I/O	SUS(T0:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(T0:3.3V)	GPO
C3	GPIO29/OC#6	USB_OC#5	I/O	SUS(T0:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OCH#	1	SUS(T0:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(T0:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM1_CLKRUN#	0	Core(T0:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_RST#	BT_ON#	0	Core(T0:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(T0:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(T0:3.3V)	GPO
AH19	GPIO36/SA1A2GP	NC	I/O	Core(T0:3.3V)	GPI
AE19	GPIO37/SA1A3GP	PCB_ID0	1	Core(T0:3.3V)	GPI
AD20	GPIO38	PCB_ID1	1	Core(T0:3.3V)	GPI
AE20	GPIO39	PCB_ID2	1	Core(T0:3.3V)	GPI
A14	GNT#4#GPIO48	PCI_GNT#4	I/O	Core(T0:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	1	V_CPU_IO	Native

880



ASUS

ASUSTek Computer, Inc.

Calson

Title : System Setting

Engineer: Jack Hsu

Size

Project Name

Rev

DATE

THURSDAY, SEPTEMBER 27, 2007

Sheet

2

d

70

Rev

1/1

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PMW0/GPA0	BL_PWM_DA	0
33	PMW1/GPA1	FAN_PWM	0
36	PMW2/GPA2	CLK_PWRSAVE#	0
37	PMW3/GPA3	/	0
38	PMW4/GPA4	CHG_LED_UP#	0
39	PMW5/GPA5	PWR_LED_UP#	0
40	PMW6/GPA6	/	0
43	PMW7/GPA7	LCD_BACKOFF#	0
153	RXDGPB0	NUM_LED	0
154	TXDGPB1	CAP_LED	0
162	GPB2	SCRLL_LED	0
163	SMCLK0/GPB3	SMB0_CLK	0
164	SMDAT0/GPB4	SMB0_DAT	0
5	GA20/GPB5	A20GATE	0
6	KBRST#GPB6	RC_JN#	0
165	GPB7	/	0
47	CLKOUT/GPC0	/	0
169	SMCLK1/GPC1	SMB1_CLK	0
170	SMDAT1/GPC2	SMB1_DAT	0
171	GPC3	Mail_LED	0
172	TMW0/WUJ2/GPC4	AC_OK#	0
175	GPC5	OP_SD#	0
176	TMW1/WUJ3/GPC6	BAT_JN_OC#	1
1	CK32CLKOUT/GC7	/	0
26	RTH#WUJ0/GPD0	SUSB#	1
29	RTH#WUJ0/GPD1	SUSC#	1
30	LPORST#WUJ4/GPD2	PLT_RST#	1
31	ECSC#GPD3	EXT_SC#	0
41	GPD4	/	0
42	GNT/GPD5	/	0
62	TACH0/GPD6	FAN0_TACH	1
63	TACH1/GPD7	/	1
87	ADCA/GPE0	EMAIL_SW#	1
88	ADCS/GPE1	INTERNET#	1
89	ADCS/GPE2	PWR4G_SW#	1
90	ADCT/GPE3	DISTP_SW#	1
2	PMWSW/GPE4	PWR_SW#	1
44	WUJ5/GPE5	/	1
24	LPORD#WUJ6/GPE6	LID_ECH	1
25	CLKRUN#WUJ7/GPE7	/	1
110	PS2CLK0/GPF0	/	1
111	PS2DAT0/GPF1	/	1
114	PS2CLK1/GPF2	/	1
115	PS2DAT1/GPF3	TP_CLK	1
116	PS2CLK2/GPF4	TP_DAT	0
117	PS2DAT2/GPF5	/	0
118	PS2CLK3/GPF6	/	0
119	PS2DAT3/GPF7	/	0
113	FA16/GPG0	FA16	0
112	FA17/GPG1	FA17	0
104	FA18/GPG2	FA18	0
103	FA19/GPG3	/	0
3	FA20/GPG4	THRM_CPU#	1
4	FA21/GPG5	/	1
27	LPGB0#L/GPG6	PMTHERM#	0
28	LPGB0#L/GPG7	AC_APR_UC#	1

880



ASUS

ASUSTek Computer, Inc.

Calson

Title : System Setting

Engineer: Jack Hsu

Size

Project Name

Rev

DATE

THURSDAY, SEPTEMBER 27, 2007

Sheet



2



d


70

Rev

1/1










Decoupling guide from INTEL 44A for Merom


VCORE 22uF/10V * 32pcs, 330uF/2V * 6pcs
VCCP 0.1uF * 6pcs, 150uF * 1pcs


Decoupling guide from INTEL 44A for Merom






VCORE 22uF/10V * 32pcs, 330uF/2V * 6pcs
VCCP 0.1uF * 6pcs, 150uF * 1pcs




Place 0.1uF under M672 solder side,
less 100mils from M672 pin









www.kythuatvitinh.com

986



Title : BLANK

ASUSTek Computer INC.

Engineer: Jack Hsu

Size

Project Name

Custom



Z62Ha


Rev

1.1


Date: Thursday, September 27, 2007

Sheet 1.1 of 70







BALIKRI




10




0





USB 0	USB Comm.
USB 1	USB Comm.
USB 2	USB Comm.
USB 3	USB Comm.
USB 4	USB NEWCARD
USB 5	USB MINICARD
USB 6	CMOS Camera
USB 7	Bluetooth





ASUS	Title : SIS968 (3)
ASUSTek Computer INC.	Engineer: Jack Hsu
Size: Project Name	Rev
Custom: Z62Ha	1.1
Date: Thursday, September 27, 2007	Sheet: 15 of 70









**H=5.2mm Standard Type, 12G025122007
Channel A, DIMM 1**




Layout Note: Place these High-Freq decoupling Caps near the GMCH

Layout note: Place one cap close to every 2 pull-up resistors terminated to +0.9V

l1 l2 l3 from 27nH change to 0.068uH for VOA
measure <modify by PCB V1.1G>




Place ESD Diodes near CRT Connector




CRT Connector

ASUS		Title : CRT Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62Ha	1.1	
Date: Thursday, September 27, 2007		Sheet	20 of 70

LVDS Connector



LVDS Connector



EC65 1
EC66 1
2 Do Not Stuff/X
2 Do Not Stuff/X
EDID_CLK_L
EDID_DAT_L
GND







		Title : LVDS Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62Ha	1.1	
Date: Thursday, September 27, 2007	Sheet	21	of 70










INVERTER Interface

BIOS
LCD_BACKOFF#:When user push "Fn+F7" button, BIOS active this pin to turn
off back light.

BIOS
BACK_ADJ: KBC output PWM signal (adjust pulse width) to adjust
Back light.

Inverter Board built in 14.1W LCD Panel














CLK trapped by CPU's BSEL



BSEL2	BSEL1	BSEL0	BCR
0	0	1	13MHz
0	1	1	16MHz
0	1	0	20MHz
0	0	0	26MHz



EC17 1	2	22PF/50V	CLK_CPG0
EC18 1	2	22PF/50V	CLK_CPG1
EC19 1	2	22PF/50V	CLK_IPMPC0
EC20 1	2	22PF/50V	CLK_DEBUG
EC21 1	2	22PF/50V	CLK_IPCPIC1
EC22 1	2	22PF/50V	CLK_S814
EC23 1	2	Do Not Stuff	SMB_CLK_S
EC24 1	2	Do Not Stuff	SMB_DAT_S
EC25 1	2	22PF/50V	CLK_USB12







layout note: place close to connector





[illegible]




Sleep & Wake up

	S0	S3	S0
S3AUXSN#	1	0	0
SB_PSON#	0	1	0
SUSC#(S4)	1	1	1
SUSB#(S3)	1	0	1
Power Status	Main	Main	Main


Power ON & OFF:

	S5 $\longrightarrow$ S0 $\longrightarrow$ S5		
S3AUXSW#	1	1	1
SB_PSON#	1	0	1
SUSC# (S4)	0	1	0
SUSB# (S3)	0	1	0
Power Status	System	Main	System






SD enable : UDIO3 pull-up
 MMC enable : UDIO4 pull-up
 Use EEPROM : UDIO5 pull-down
 Otherwise : disable or non-use




Remove 1394 function





1. 8V POWER CONTROL

3. 3V POWER CONTROL LED CONTROL



3 in 1 Card Reader






Headphone Output




Internal MIC Input



Internal Speaker






MIC Input



ASUS		Title : Audio ALC882H	
Size	Project Name	Engineer	Jack Hsu
Custom	Z62Ha	Rev	1.1
Date: Thursday, September 27, 2007		Sheet	31 of 70


GAIN Control

GAIN0	GAIN1
0	0
0	1
1	0
1	1






Audio Amp.
 $f_c = 1\text{kHz}$


12G171000047
Internal Speaker Connector




Headphone & S/PDIF Jack





Microphone-In Jack



Jack Plug-in Detection




 Title : Audio JACK	
ASUSitek Computer INC. Engineer: Jack Hsu	
Size Custom	Project Name Z62Ha
Date: Thursday, September 27, 2007	Sheet 33 of 70
	Re: 11



		Title : MIC Preamp.	
Size	Project Name	Engineer	Jack Hsu
Custom	262Ha		
DATE: Thursday, September 27, 2007	Sheet	34	of 70
	Rev	1.1	



888

NewCard Header





ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



NewCard Ejector



ASUS		Title : NEWCARD	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62Ha	1.1	
Date: Thursday, September 27, 2007		Sheet	35 of 70








LAUNCH BOARD Connector




EC56 1	2	Do Not Shift	PWR4 SW
EC57 1	2	Do Not Shift	PWR4 SW
EC58 1	2	Do Not Shift	PWR4 SW
EC59 1	2	Do Not Shift	PWR4 SW
EC60 1	2	Do Not Shift	PWR4 SW
EC61 1	2	Do Not Shift	PWR4 SW
EC62 1	2	Do Not Shift	PWR4 SW
EC63 1	2	Do Not Shift	PWR4 SW
EC64 1	2	Do Not Shift	PWR4 SW

EC57 to EC64 for EMI solution
<modify by PCB VI.1G>




 Title : LAUNCH BOARD	
ASUSTek Computer INC.	
Size	Project Name
Custom	Engineer: Jack Hsu
Z62Ha	
Date: Thursday, September 27, 2007	Sheet 38 of 70
	Rev: 1.1




SATA HDD Connector




ODD Connector




MDC Connector




TRANS1




Giga LAN Transformer H=4mm



RING1




RJ45_11



ASUS		Title : MDC RJ45 RJ11	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62HA	1.1	
Date: Thursday, September 27, 2007		Sheet	40 of 70

TouchPad Connector





Touch pad Definition


1	2	3	4	5	6	7	8	9	10	11	12
R	X	X	1	GND	GND	CLK	CLK	DAT	DAT	VDD	VDD

Z62F: pin1 reversal


Keyboard Connector




TOUCH PAD SWITCH



USB Power & OC Alert



ASUS		Title : USB Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62Ha	1.1	
Date: Thursday, September 27, 2007		Sheet	42 of 70

[illegible]

Debug Connector

3.3V


DEBUG1

12 SIDE 13

11 10 9


<14,24> LPC_ADI0

<14,24> LPC_ADI1




Bottom Contact
12G183301

TPM Connector



ASUS		Title : TPM Connector	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62Ha	1.1	
Date: Thursday, September 27, 2007		Sheet	45 of 70




SYSTEM Fan Connector


www.kythuatvitinh.com

888		Title : BLANK	
		Engineer: Jack Hsu	
Size	Project Name		
Custom	Z62HA		
DATE: Thursday, September 27, 2012	Sheet	48	of 70
		Rev	1.1


POWER LED




Battery Charge LED




Email LED




Bluetooth LED
Wireless LED







SCREW HOLES




ASUS		Title : Screw Hole	
ASUSTek Computer INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	Z62Ha	1.1	
Date: Thursday, September 27, 2007		Sheet	51 of 70





Spring For EMI











DDR Power Rev:1.00

888

ASUSTek Computer INC.		Title :	
Size	Project Name	Engineer:	Rev
A3			1.1
Date: Thursday, September 27, 2007	Sheet	57	of 70





888

**ASUS**

ASUSTeK Computer INC.

Project Name

Customer

262Ha

DATE: Thursday, September 21, 2007

Sheet

59

of


70

1.1

Title : POWER_IO +3VA & +2.5V

Engineer:

Power Good Detector



www.kythuatvitinh.com

808

ASUSTek Computer INC.

Engineer:

Size

Project Name

Custom

Z62Ha

Rev

1/1

Date: Thursday, September 27, 2007


Sheet

61



of

70

SUSB#_PWR POWER



SUSC#_PWR POWER



www.kythuatvitinh.com

Rev	Date	Description
1.0	2007/02/14	1. Initial release.
1.1	2007/05/29	1. Change to SISM672, SIS968, SIS307

Rev	Date	Description

ASUS®

Title : History

ASUSTek Computer INC.

Engineer: Chihwan

Size

Project Name

Rev

Custom

Z62Ha

1.1

Date: Thursday, September 27, 2007





Sheet

63

of



70

First time DCIN power on sequence (Adaptor)




—SRS: 0 / 1 / NC.
P18B8: -1.25 -1.75 X.
M1728: -1.8 2.5 0.6

ADD GR26 100kOhm for
27MHz On-Oscillator
Modify By PCB VI.1G



PN: 066011267011



GR10(1): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(11): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(12): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(13): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(14): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(15): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(16): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)













GR10(17): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)

GR10(18): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)


GR10(19): Tx De-emphasis Enable
0: Tx De-emphasis enable
1: Tx De-emphasis disable (default 0, internal pull-down)



GR10(1)	GR10(2)	GR10(3)	GR10(4)	GR10(5)	GR10(6)	GR10(7)	GR10(8)	GR10(9)	GR10(10)	GR10(11)	GR10(12)	GR10(13)	GR10(14)	GR10(15)	GR10(16)	GR10(17)	GR10(18)	GR10(19)
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



RECOMMENDED SETTINGS
1 = DO NOT INSTALL RESISTOR
X = INSTALL 10K RESISTOR
NA = NOT AVAILABLE




ASUS
ASUSTeK COMPUTER INC.
Project Name
Z62Ha
Title : M7x-M-main(1)
Engineer: Alan Chen
Rev
1.1







[illegible]

VGMCH_SELO	VGMCH_SEL1	Voltage
L	L	1.093V
X	L	1.001V
L	X	0.949V
X	X	0.857V