


- 01_Block Diagram
- 02_System Setting
- 03_CPU-YONAH(HOST)
- 04_CPU-YONAH(PWR)
- 05_NB-945GM(HOST)
- 06_NB-945GM(DMI & CFG)
- 07_NB-945GM(GRAPHIC)
- 08_NB-945GM(DDR2)
- 09_NB-945GM(PWR)
- 10_NB-945GM(PWR2)
- 11_NB-945GM(GND)
- 12_SB-ICH7M(1)
- 13_SB-ICH7M(2)
- 14_SB-ICH7M(3)
- 15_SB-ICH7M(PWR)
- 16_DDR2 SO-DIMMO
- 17_DDR2 SO-DIMM1
- 18_DDR2 TERMINATION
- 19_CRT
- 20_LVDS & INVERTER CONNECTOR
- 21_TV OUT CONN
- 22_THER SENSOR & FAN
- 23_CLOCK GEN-ICS954310
- 24_SWITCH
- 25_DISCHARGE
- 26_LAN-RTL8110SCL
- 27_MDC&RJ45&RJ11
- 28_MINI CARD
- 29_CARD1394-R5C832(1)
- 30_CARD1394-R5C832(2)
- 31_4 in 1 CARD READER
- 32_NEWCARD
- 33_CODEC-ALC882
- 34_AUDIO AMP & JCAK
- 35_EC-IT8510E
- 36_Touch Pad & KB
- 37_USB CONN
- 38_ISA ROM
- 39_LED
- 40_DC & BAT IN
- 41_Debug CONN.
- 42_SATA-HDD & ODD & E-SATA
- 43_SREW HOLE
- 44_TPM
- 45_BT
- 46_POWER_FLOWCHART
- 47_POWER_CHARGER
- 48_POWER_SYSTEM_+3VO & +5VO
- 49_POWER_VCORE
- 50_POWER_I/O_DDR & VTT
- 51_POWER_I/O_1.5VS & 1.15VS
- 52_POWER_I/O_+3VAO & +2.5VS
- 53_POWER_LOAD SWITCH
- 54_POWER_GOOD_DETECTOR
- 55_POWER_SIGNAL
- 56_History
- 57_Power Sequence



EC GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BL_PWM_DA	O
33	PWM1/GPA1	FAN_PWM	O
36	PWM2/GPA2	CLK_PWRSERVE#	O
37	PWM3/GPA3	/	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	/	
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRLED	O
163	SMCLK0/GPB3	SMB0_CLK	I/O
164	SMDAT0/GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RC_IN#	O
165	GPB7	/	
47	CLKOUT/GPC0	/	
169	SMCLK1/GPC1	SMB1_CLK	I/O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	Mail_LED	O
172	TMR10/WUI2/GPC4	AC_OK#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/GPC7	/	
26	RI1#/WUI0/GPD0	SUSB#	I
29	RI2#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	PLT_RST#	I
31	ECSC1#/GPD3	EXT_SC1#	O
41	GPD4	/	
42	GINT/GPD5	/	
62	TACH0/GPD6	FAN0_TACH	I
63	TACH1/GPD7	/	
87	ADC4/GPE0	EMAIL_SW#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	PWR4G_SW#	I
90	ADC7/GPE3	DISTP_SW#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I
25	CLKRUN#/WUI7/GPE7	/	
110	PS2CLK0/GPF0	/	
111	PS2DAT0/GPF1	/	
114	PS2CLK1/GPF2	/	I
115	PS2DAT1/GPF3	/	I
116	PS2CLK2/GPF4	TP_CLK	I/O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	/	
119	PS2DAT3/GPF7	/	
113	FA16/GPG0	FA16	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	/	
3	FA20/GPG4	THRM_CPU#	I
4	FA21/GPG5	/	
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD#	I
55	GPH2	CPUPWR_GD#	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_ON	O
75	GPH5	SUSB_ON	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GPI0	ICH7_PWROK	O
149	GPI1	/	
152	GPI2	MCHOK	I
155	GPI3	CHG_EN#	O
156	GPI4	PRECHG	O
168	GPI5	BAT_LL#	O
174	GPI6	BAT_LEARN	O

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCI_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCI_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCI_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCI_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCI_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#	I	Core(To:3.3V)	GPI
E21	GPIO08	EXTSMI#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#/GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SC1#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCI_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PC1#	STP_PC1#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCI_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#/GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#/GPIO48	PCI_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	I	V_CPU_IO	Native

PCI Device	IDSEL#	REQ / GNT#	Interrupts
CARD READER	AD17	0	INTB-->INTB
1394	AD17	0	INTA-->INTA
LAN	AD16	2	INTA-->INTD

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	0101110x (5C)


2.0G

		Title : <Title>	
ASUSTek Computer INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	2 of 57



RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB




Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



AGTL+ I/O Voltage Reference




2.0G

ASUS		Title : NB-945GM(HOST)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name		Rev
Custom	Z84FM		2.0
Date: Thursday, October 05, 2006		Sheet	5 of 57

GMCH Strapping


CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)



CFG7 : CPU Strap

0 = DT/Transportable CPU
1 = Mobile CPU (D)




CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)




CFG10 : HOST PLL VCO Select

0 = Reserved
1 = Mobility (D)



CFG11 : PSB 4x CLK Enable

0 = 4x Enable
1 = 8x Enable (D)




CFG[13:12] : GMCH Test Mode

00 = Partial CLK Gating Disable
01 = XOR Mode Enable
10 = All Z Mode Enable
11 = Normal Operation (D)


CFG15 : ICH RESET Disable

0 = ICH Reset Disable
1 = Normal Operation (D)




CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)




CFG18 : VCC Select

0 = 1.05V (D)
1 = 1.5V




CFG19 : DMI Lane Reversal

0 = Normal Operation (D)
1 = Lanes Reversed




Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




2.0G

RN39A,B:
Page 06





Z84Fm V2.0 change R49 from 4.9K to 4.87K for Macro Vision issue



Change 5V parts



2.0G

ASUS		Title : NB_945GM(GRAPHIC)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	7 of 57





www.kvthinh.com

POWER

H22	VCCSYNC	U2H
VTT_0	VCC_TXLVD50	
VTT_1	VCC_TXLVD51	
VTT_2	VCC_TXLVD52	
VTT_3		
VTT_4		
VTT_5		
VTT_6		
VTT_7		
VTT_8		
VTT_9		
VTT_10		
VTT_11		
VTT_12		
VTT_13		
VTT_14		
VTT_15		
VTT_16		
VTT_17		
VTT_18		
VTT_19		
VTT_20		
VTT_21		
VTT_22		
VTT_23		
VTT_24		
VTT_25		
VTT_26		
VTT_27		
VTT_28		
VTT_29		
VTT_30		
VTT_31		
VTT_32		
VTT_33		
VTT_34		
VTT_35		
VTT_36		
VTT_37		
VTT_38		
VTT_39		
VTT_40		
VTT_41		
VTT_42		
VTT_43		
VTT_44		
VTT_45		
VTT_46		
VTT_47		
VTT_48		
VTT_49		
VTT_50		
VTT_51		
VTT_52		
VTT_53		
VTT_54		
VTT_55		
VTT_56		
VTT_57		
VTT_58		
VTT_59		
VTT_60		
VTT_61		
VTT_62		
VTT_63		
VTT_64		
VTT_65		
VTT_66		
VTT_67		
VTT_68		
VTT_69		
VTT_70		
VTT_71		
VTT_72		
VTT_73		
VTT_74		
VTT_75		
VTT_76		
VTT_77		

ASUS

ASUSTeK COMPUTER INC.

Title : NB-945GM(PWR2)

Engineer: Alan Chen

Size

Project Name

Custom

284FM

Rev 2.0

Date: Thursday, October 05, 2006

Sheet 10 of 57

On the Edge

No Mount

In Cavity

0.9475V~1.1025V
Max: 1.4A

1.425V~1.575V
Max: 24mA

1.425V~1.575V
Max: 45mA

1.425V~1.575V
Max: 40mA

1.425V~1.575V
Max: 40mA

2.375V~2.625V
Max: 70mA

1.425V~1.575V
Max: 1.5A

No Mount

Top Layer

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff



Do Not Stuff

Do Not Stuff


Do Not Stuff

Do Not Stuff








Do Not Stuff




2.0G











STD Type








M_B_DQ[63:0] 8




2.0G

ASUS		Title : DDR2 SO-DIMM1	
ASUSTeK COMPUTER INC. NB1		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	17 of 57






LCD Backlight Control



3V-3.6V
Full Active: 3-3.6V
410 S0-S1M:410 mA(500 mA Max.)
500 mA(Max.)

Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

LCD LVDS Interface







Update pin define

INVERTER Interface/Speaker CONN.


BIOS
BACK_OFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.

PANEL ID1 = 1 : WSXGA+ 1680x1050
PANEL ID1 = 0 : WXGA 1280x800
PANEL ID0 RESERVE FOR VENDOR



2.0G

TV OUT




PLACE ESD
Diodes near
TV port


2.0G



Thermal Sensor






DC FAN Control




2.0G


ASUS		Title : THER SENSOR & FAN	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	22 of 57



In Intel CK-410M CRB schematics:
R127, R132 use 2.2 Ohm and R128 uses 1 Ohm.




Latched Input Select





Pin 5,9,32,33,34 : Internal Pull-Up
Pin 64: Internal Pull-Down

Reserved for Debug & Experiment



ICS954310CGLFT



PEREQ#1



PEREQ#2



PEREQ#3







PEREQ#4






2.0G

Title : CLOK GEN-ICS954310
ASUSTek COMPUTER INC.
Size Project Name
Custom **Z84FM**
Date: Thursday, October 05, 2006 Sheet 23 of 57



Engineer: Alan Chen
Rev 2.0




SHUT_DOWN#





2.0G









MDC CONN.







12,33 ACZ_SDOUT
12,33 ACZ_SYNC
12 ACZ_SDIN1
12,33,34 ACZ_RST#




For MDC




For EMI Safety



No Mount 2 pcs




For EMI solution



Co-Layout


2.0G


		Title : RJ45&RJ11	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Z84FM	Rev 2.0
Custom			
Date: Thursday, October 05, 2006		Sheet 27 of 57	






2.0G

ASUS		Title : MINICARD	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	28 of 57














!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V




2.0G




ASUS		Title : NEWCARD	
ASUSTeK COMPUTER INC. NB1		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	32 of 57




For EMI solution




change connector








For Touch-Pad



For Keyboard

For CBB -US- MATRIX



2.0G

D

C








B

A

www.kythuatvitinh.com

www.kythuatvitinh.com

www.kythuatvitinh.com



2.0G


ASUS		Title : USB CONN	
ASUSTeK COMPUTER INC		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	37 of 57

ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


00: PNPCNG Access Register Pair Are 002Eh and 002Fh
10: PNPCNG Access Register Pair Are 004Eh and 004Fh
01: PNPCNG Access Register Pair Are Determined by
EC Domain Registers SWCBALR and SWCBAHR.
11: Reserved



Note: Sampled at VSTBY Power Up Reset



FA4/ PPEN

0: Normal
1: KBS Interface Pins Are Switched to Interface for In-System Programming



FA5/ SHBM

0: Disable Shared Memory with Host BIOS
1: Enable Shared Memory with Host BIOS



2.0G



Title :ISA ROM

ASUSTeK COMPUTER INC. NB1

Engineer: *Alan Chen*

Size	Project Name
------	--------------


Custom	Z84FM
--------	--------------

Date: Thursday, October 05, 2006


Sheet 38 of 1

For LED


For POWER LED




For BATTERY LED




for EMIAL LED




For WireLess LED




For ESATA/IDE LED





for Num Lock



for Cap. Lock




for Scroll Lock



2.0G


ASUS		Title : LED	
ASUSTeK COMPUTER INC		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	39 of 57

DC IN




remove AC DC detect; no need



BAT IN



~~Without Battery & Pull out Adapter~~



For Debug



2.0G

		Title : Debug CONN.	
ASUSTeK COMPUTER INC		Engineer: Alan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	41 of 57

FOR LEFT UNDER

FOR FAN


FOR RIGHT UP

FOR CPU

FOR VGA

FOR FAN



Non pth hole



2.0G

ASUS		Title : SREW HOLE	
ASUSTek COMPUTER INC		Engineer: ALan Chen	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	43 of 57



For TPM Module




2.0G


ASUS		Title : TPM	
ASUSTeK COMPUTER INC		Engineer: Alan Chen	
Size	Project Name		Rev
Custom	Z84FM		2.0
Date: Thursday, October 05, 2006		Sheet	44 of 57

For Bluetooth



Remove Side SW





<i>Net</i>	<i>Width</i>	<i>Net</i>	<i>Width</i>
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	25mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_HG_R	25mil	+3VO_PHASE	Shape
+5VO_LG	25mil	+3VO_SUR	Shape
+5VO_PHASE	Shape	+3VO_OC	10mil
+5VO_SUR	Shape	+12VSUR_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil

CPU_VRON = 1, Vcore Regulator Enabled

PM_DPRSLPVR = 1, CPU Deeper Sleep Mode is enabled

STP_CPU# = 0, CPU is in Deeper Sleep Mode


CLK_EN# = 0, Enable Clock Gen To Clock Gen

VRM_PWRGD = 1, Vcore Power OK To N/B

PSH = 0, Light Load (1-phase) From CPU

MCH_OK = 1, N/B Core Power & VCCP Power are OK From +1.15V Regulator

- PT6130 Do Not Stuff VR_VID0
- PT6131 Do Not Stuff VR_VID1
- PT6132 Do Not Stuff VR_VID2
- PT6133 Do Not Stuff VR_VID3
- PT6134 Do Not Stuff VR_VID4
- PT6135 Do Not Stuff VR_VID5
- PT6136 Do Not Stuff VR_VID6
- PR6118 Do Not Stuff
- PR6119 Do Not Stuff
- PR6120 Do Not Stuff
- PR6121 Do Not Stuff
- PR6122 Do Not Stuff
- PR6123 Do Not Stuff
- PR6124 Do Not Stuff



Net	Width	Net	Width
VR_VIO0 - VR_VID6	10mil	DROOP & DROOP_FB	10mil
VR_ON & PSH & RBIAS	10mil	VCC_PRM & VSUM	10mil
DPRSLPVR & DPRSTP#	10mil	ISEN1 & ISEN2	10mil
VCORE_PWRGD	10mil	VCORE_VDD & _VIN	25mil
MCH_PWOK	10mil	VCORE_BOOT1	25mil
VR_TT# & NTC	15mil	VCORE_BOOT2	25mil
VCORE_SS & _OCSET	15mil	VCORE_HG1 & _HG2	25mil
VCORE_FS & _COMP	15mil	VCORE_LG1 & _LG2	25mil
VCORE_FB & FB2	15mil	VCORE_PHASE1	Shape
VCORE_VDIFF	15mil	VCORE_PHASE2	Shape
VCORE_VCCSENSE	10mil	VCORE_SUR1 & _SUR2	Shape
VCORE_VSSSENSE	10mil	AC_BAT_SYS	Shape

Title : POWER_VCORE

<OrigName>

Size

Custom

Project Name


Z84FM




Engineer:

Date: Thursday, October 05, 2006


Sheet 49 of 57

Rev 2.0







Rev2.0
update





2.0G

SUSC#_PWR POWER





SUSB#_PWR POWER



2.0G


ASUS		Title : POWER_LOAD_SWITCH	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	53 of 57

Power Good Detector



2.0G

ASUS		Title : POWER_PROTECT	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	Z84FM	2.0	
Date: Thursday, October 05, 2006		Sheet	54 of 57



www.kythuatvitinh.com

