


U35JC SCHEMATIC Revision 1.0

BLOCK DIAGRAM

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6) CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_ICS9LRS3197
30	EC_IT8570(1/2)
31	EC_IT8570(2/2)KB, TP
32	RST_Reset Circuit
35	Hybrid Switch
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *1
57	DSG_Discharge
58	PW_PROTECT
60	DC & BAT Conn.
61	BT_Bluetooth
62	CMO CMOS CAMERA
63	B TO B Conn
65	ME_Conn & Skew Hole
70	VGA_Madison
80	PW_VCORE
81	PW_SYSTEM
82	PW_I/O_VTT_PCH
83	PW_I/O_DDR& VTT
84	PW_I/O_+1.8VS
85	PW_I/O_+NVDD
86	PW_+VGFX_CORE
88	PW_CHARGER
91	PW_LOAD SWITCH
93	PW_SIGNAL
94	PW_FLOWCHART



PCH_IBEX
GPIO

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	Native	GPIO0	EXT PU	+3VS
GPIO 01	Native	GPIO1	INT PU, EXT PU	+3VS
GPIO [2:5]	Native	PCI_INT[E:H]#	EXT PU	+3VS
GPIO 06	GPI	DGPU_HPD_INTR#_R	INT PU, EXT PU	+3VS
GPIO 07	GPI	USB3_SMI#	INT PU, EXT PU	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	-	EXT PU	+3VSUS
GPIO 10	Native	-	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS_ORG
GPIO 12	Native	-	-	-
GPIO 13	Native	HDA_DOCK_RST#	INT PD	-
GPIO 14	Native	-	-	+3VSUS
GPIO 15	GPO	BT_LED	INT PD	-
GPIO 16	GPO	DGPU_HOLD_RST#	-	-
GPIO 17	GPI	DGPU_PWROK	EXT PD & INT PU	GND
GPIO 18	Native	CLK_REQ1_TV#	EXT PU	+3VS
GPIO 19	Native	SATA1GP	EXT PU	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PD	GND
GPIO 21	Native	SATA0GP	EXT PU	+3VS
GPIO 22	GPO	WLAN_LED	-	-
GPIO 23	Native	LPC_DRQ#1	INT PU	-
GPIO 24	GPO	USB20_SEL	-	-
GPIO 25	Native	CLKREQ3_NEWCARD#	EXT PU	+3VSUS_ORG
GPIO 26	GPI	CLKREQ4_USB	EXT PD	GND
GPIO 27	Native	VRM_EN	INT PU	-
GPIO 28	GPO	WLAN_ON#	INT PU	-
GPIO 29	Native	ME_PM_SLP_LAN#_PCH	-	-
GPIO 30	GPO	ME_SusPwrDnAck	EXT PU	+3VSUS_ORG
GPIO 31	GPI	ME_AC_PRESENT_PCH	EXT PU	+3VSUS_ORG
GPIO 32	GPI	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	HDA_DOCK_EN#	EXT PD, INT PU	GND
GPIO 34	Native	GPIO34	EXT PU	-
GPIO 35	Native	SATA_CLK_REQ#	EXT PD	-
GPIO 36	GPO	dGPU_PWR_EN#_GPIO36	-	-
GPIO 37	GPI	DGPU_PRSTNT#	-	-
GPIO 38	GPI	PCB_ID0	EXT PD	-
GPIO 39	GPI	PCB_ID1	EXT PD	-
GPIO 40	Native	-	EXT PU	+3VSUS
GPIO 41	Native	-	EXT PU	+3VSUS
GPIO 42	Native	-	EXT PU	+3VSUS
GPIO 43	Native	-	EXT PU	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU	+3VSUS_ORG
GPIO 45	Native	CLK_REQ6#	EXT PD, INT PU	+3VSUS_ORG
GPIO 46	Native	CLK_REQ7#	EXT PU	+3VSUS_ORG
GPIO 47	Native	CLKREQ_PEG#_R	EXT PU/PD	+3VSUS_ORG
GPIO 48	Native	GPIO48	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_ALERT#	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU	+3VS
GPIO 51	Native	PCI_GNT1#	INT PU	-
GPIO 52	GPO	dGPU_SELECT#_GPIO52	-	+3VS
GPIO 53	Native	-	INT PU	-
GPIO 54	Native	PCI_REQ3#	EXT PU	+3VS
GPIO 55	Native	PCI_GNT3#	EXT PU, INT PU	+3VS
GPIO 56	Native	CLKREQ_GLAN#	EXT PD	GND
GPIO 57	GPO	BT_ON	-	-
GPIO 58	GPI	SML1_CLK	EXT PU	+3VSUS_ORG
GPIO 59	Native	-	EXT PU (Not used)	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU	+3VSUS_ORG
GPIO 61	Native	PM_SUS_STAT#	-	-
GPIO 62	Native	SUS_CLK	-	-
GPIO 63	Native	SLP_S5#	-	-
GPIO 64	Native	CLK_OUT0	INT PD	-
GPIO 65	Native	CLK_OUT1	INT PD	-
GPIO 66	GPO	CLK_OUT2	INT PD	-
GPIO 67	GPO	CLK_OUT3	-	-
GPIO 72	Native	PW_BATLOW#	EXT PU, INT PU	+3VSUS_ORG
GPIO 73	Native	CLK_REQ0#	INT PU	+3VSUS_ORG
GPIO 74	Native	SML1ALERT#	EXT PU	+3VSUS_ORG
GPIO 75	GPI	SML1_DAT	EXT PU	+3VSUS_ORG

http://hobi-elektronika.net

EC GPIO	Use As	Signal Name
GPIO0	PM_PWRBTN#	
GPA1	0	CHG_LED#
GPA2	0	CHG_FULL_LED#
GPA3	-	-
GPA4	0	LCD_BL_PWM
GPA5	0	FAN_PWM
GPA6	-	-
GPA7	-	-
GPB0	0	BATSEL_0
GPB1	0	BATSEL_1
GPB2	-	ME_AC_PRESENT_EC
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	0	A20GATE
GPB6	0	RCIN#
GPB7	0	PM_RSMRST#
GPC0	0	Clock_select_uc
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	0	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	0	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	I	RFON_SW#
GPD0	I	PWRLIMIT#
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	0	EXT_SCI#
GPD4	0	EXT_SMI#
GPD5	0	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	I	HDMI_HP_EC
GPE0	-	-
GPE1	-	-
GPE2	-	-
GPE3	-	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	I	MARATHON#
GPF0	0	-
GPF1	0	VSUS_ON
GPF2	0	VCCP_DV0
GPF3	0	VCCP_DV1
GPF4	I	TP_CLK
GPF5	IO	TP_DAT
GPF6	0	THRO_CPU
GPF7	I	PCH_SPI_OV
GPG0	I	ME_SusPwrDnAck_EC
GPG1	I	PM_SUSB#
GPG2	-	-
GPG6	-	-
GPH0	IO	PM_CLKRUN#
GPH1	0	GPX_VR_ON
GPH2	0	CHG_EN
GPH3	0	SUSC_EC#
GPH4	0	SUSB_EC#
GPH5	0	NUM_LED#
GPH6	0	CAP_LED#
GPI0	I	VGA_ALERT#
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ALERT#
GPI5	I	CPU_ISENSE
GPI6	I	GPU_ISENSE
GPI7	I	VCORE_CMSET
GPJ0	0	CPU_VRON
GPJ1	0	PM_PWROK
GPJ2	0	VSET_EC
GPJ3	0	ISET_EC
GPJ4	0	CPU_DV0
GPJ5	0	CPU_DV1

EC
IT8570

PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	
SATA4	
SATA5	

USB 0	USB Port (1)
USB 1	Card Reader(2.0)
USB 2	USB Port (3)
USB 3	
USB 4	
USB 5	
USB 6	
USB 7	
USB 8	WiFi/WiMax
USB 9	Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	


SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LV3162BKLF1)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
INA219AIDCNR(CPU)	x1000000 (40)
INA219AIDCNR(VGA)	x1000001 (41)

Device Identification

	CPU Thermal Sensor P/N:	component name
1st	06G073050010	Current/Power Monitor
S		
S		



	Clock Gen P/N:	component name
1st	06G011604010	ICS9LR53197
S		
S		



FDI disable: (For discrete graphic)

1. NC:
FDI_TX#[0:7], FDI_TX#[0:7], FDI_RX#[0:7], FDI_RX#[0:7]
VCC_AXGSENSE, VSS_AXGSENSE
2. Pull-down to GND via 1KΩ ± 5% resistor:
FDI_FSYNC[0:1], FDI_FSYNC[0:1], FDI_INT, GFX_IMON
~15mW power saving. (DG R0.8 P.70)
3. Connected to GND:
VCCAXG,
4. Can be connected to GND directly:
DPLL_REF_CLK, DPLL_REF_CLK#
5. Connect to +V1.05S rail:
VCCFDIPLL

DG R1.1 P.83:
FDI_FSYNC[0], FDI_FSYNC[1], FDI_FSYNC[0], FDI_FSYNC[1]
can be ganged together with one resistor.
On the other hand, FDI_FSYNC[0], FDI_FSYNC[1], FDI_FSYNC[0],
FDI_FSYNC[1], and FDI_INT signals on PCH side can be left as
no connect without any power or functional impact.



Add test point for factory ICT boundary scan.

Ball#	Signal	Test Point	Ball#	Signal	Test Point
BCLK	T0303	JTAG_TCK	T2013		
VTT_PWRGOOD	T0304	JTAG_TMS	T2014		
VCCPWRGOOD_0	T0305	JTAG_TDI	T2015		
VCCPWRGOOD_1	T0306	JTAG_TDO	T2016		
TRST#	T0308	JTAG_RST#	T2017		
TCK	T0309	RSMRST#	T2209		
TMS	T0310	RTCRST#	T2018		
TDI	T0311	PWROK	T2210		
TDI_M	T0312	MEPWROK	T2211		
TDO	T0313	LAN_RST#	T2212		
TDO_M	T0314	CLKIN_PCILOOPBACK	T2213		
		INTVRMEN	T2019		
		SYS_PWROK	T2213		
		SRTCST#	T2020		



		Title : CPU(3)_CFG,RSVD,CND	
ASUSTek COMPUTER INC. NB1		Engineer: Leon	
Size C	Project Name U35JC	Rev 1.0	
Date: Friday, March 12, 2010		Sheet 5	of 99









5	4	3	2	1
D				D
C				C
B				B
A				A

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Leon</i>	
Size <i>A</i>	Project Name U35JC		Rev <i>1.0</i>
Date: <i>Tuesday, March 02, 2010</i>		Sheet	<i>14</i> of <i>99</i>

5	4	3	2	1
D				D
C				C
B				B
A				A

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Leon</i>	
Size <i>A</i>	Project Name U35JC		Rev <i>1.0</i>
Date: <i>Tuesday, March 02, 2010</i>		Sheet	<i>15</i> of <i>99</i>





Calpella Clarksfield DDR3 SO-DIMM VREFDQ
Platform Design Guide Change Details


DDR3 Vref


Intel Document Number: 400755

Default M1 →


Near J1601<5000 mil

Near J1701<5000 mil










63	ACZ_BCLK_AUD	3	330ΩH	4	RN201B	ACZ_BCLK
63	ACZ_SYNC_AUD	7	330ΩH	8	RN201D	ACZ_SYNC
63	ACZ_RST#_AUD	1	330ΩH	2	RN201A	ACZ_RST#
63	ACZ_SDOUT_AUD	5	330ΩH	6	RN201C	ACZ_SDOUT



```
SPI_MOSI: iTPM strap.  
Mount R2015: Enable  
Unmount R2015: Disable(default)
```

[illegible]

U2001A







SATA2,3:

EDS 1.0: SATA port2,port3 may not be available in all PCH SKUs.



DNI: others.







P27, Disabled : VCCLAN connected to GND



Power failure solution (S0-->G3,S5-->G3):

PM_PWROK,PM_RSMRST#: previous platform solution.
ME_PWROK,ME_AC_PRESENT: reserved for test.

<http://hobi-elektronika.net>

DDPB_HPD: V112 max=0.8V,
Vih2 min=2V


LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS

CRT Disable: (For discrete graphic)

1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYCN, CRT_VSYNC
2. 1-k Ω $\pm$ 0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

Design guide 1.62 updated: DAC_IREF CFD: 1Kohm/5% ; ARD: 1Kohm/0.5%
整合料件改爲1%



<http://hobi-elektronika.net>

DDPB_HPD: V112 max=0.8V, Vih2 min=2V


LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS

CRT Disable: (For discrete graphic)

1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYCN, CRT_VSYN
2. 1-k Ω $\pm$ 0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

Design guide 1.62 updated: DAC_IREF CFD: 1Kohm/5% ; ARD: 1Kohm/0.5%
整合料件改爲1%



<http://hobi-elektronika.net>

DDPB_HPD: V112 max=0.8V,
Vih2 min=2V

LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS

CRT Disable: (For discrete graphic)

1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYCN, CRT_VSYNC
2. 1-k Ω $\pm$ 0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

Design guide 1.62 updated: DAC_IREF CFD: 1Kohm/5% ; ARD: 1Kohm/0.5%
整合料件改爲1%

<http://hobi-elektronika.net>

DDPB_HPD: V112 max=0.8V,
Vih2 min=2V


LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS

CRT Disable: (For discrete graphic)

1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYCN, CRT_VSYNC
2. 1-k Ω $\pm$ 0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

Design guide 1.62 updated: DAC_IREF CFD: 1Kohm/5% ; ARD: 1Kohm/0.5%
整合料件改爲1%





Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)

**GNT3#: A16 swap override Strap/
Top-Block swap override jumper**


Low=Enabled A16 swap override/
Top-Block swap override


High=Default







<http://hobi-elektronika.net>






PCH SPI ROM

<http://hobi-elektronika.net>



Layout note:



The oc and uc pin of ASM8272 are open drain in next version.

Layout note:



VDD_ICS: 5pin --> 0.1uF to each pin
put it at pin15,18

Layout note:


VDD_ICS: 5pin --> 0.1uF to each pin
put it at pin1,17,24

Layout note:

VDD_3.3_ICS: 5pin --> 0.1uF to each pin
put it at pin5,29





R1.10-12




R1.10-11

Keyboard



Layout note:
For U33JT ESD, place near J3103

Touch-Pad Conn.




Layout note:
For UL30JT ESD, place near J3102

UL30JT, UL33JT colay for ME request.

WireLess/BT LED

IF=5mA
VF Min. 2.55V
VF Max. 3.25V



WirelessLAN & Bluetooth Status LED

Thermal Policy


Thermal Policy

R1.1,item 4



IT8752 has built-in level detection for power-on reset circuit

Output Signal


Control Signal from PCH







GPIO17 21,25 DGPU_PWROK












LPC Debug Port






LVDS CONN






CPU Thermal Sensor




R1.10-10



PWM Fan




HDD (1st)



[illegible]



POWER GOOD DETECTOR



D



B


- A

Layout note:
Battery connector coloy for UL30JT & U33JT.



The diagram illustrates the layout of three components: J6002, J6003, and a component. J6002 and J6003 are 4mm wide, and the component is 2mm wide. Arrows indicate the I/O direction.


A

A




<http://hobi-elektronika.net>
Camera Module & Mic.







For EMI close to connector



A/D connector




EMI spring for U33JT




Screw Hole & SMT Nut


FAN NUT





GPU






CPU




固定孔





5/5换成B7T9的screw hole








PAD: B7T7




PAD: B9T9








PCIEG TXP0	A010	PEX TX0
PCIEG TXN0	A011	PEX TX0,N
PCIEG RXP0	AF10	PEX RX0
PCIEG RXN0	AF12	PEX RX0,N
PCIEG TXP1	A012	PEX TX1
PCIEG TXN1	AC12	PEX TX1,N
PCIEG RXP1	A013	PEX RX1
PCIEG RXN1	AG13	PEX RX1,N
PCIEG TXP2	AB11	PEX TX2
PCIEG TXN2	AB12	PEX TX2,N
PCIEG RXP2	AE13	PEX RX2
PCIEG RXN2	AF13	PEX RX2,N
PCIEG TXP3	A013	PEX TX3
PCIEG TXN3	AD14	PEX TX3,N
PCIEG RXP3	AE15	PEX RX3
PCIEG RXN3	AF15	PEX RX3,N
PCIEG TXP4	A015	PEX TX4
PCIEG TXN4	AC15	PEX TX4,N
PCIEG RXP4	A016	PEX RX4
PCIEG RXN4	AG16	PEX RX4,N
PCIEG TXP5	AB14	PEX TX5
PCIEG TXN5	AB15	PEX TX5,N
PCIEG RXP5	AE16	PEX RX5
PCIEG RXN5	AF16	PEX RX5,N
PCIEG TXP6	AD16	PEX TX6
PCIEG TXN6	AD16	PEX TX6,N
PCIEG RXP6	AE18	PEX RX6
PCIEG RXN6	AF18	PEX RX6,N
PCIEG TXP7	AD17	PEX TX7
PCIEG TXN7	AD18	PEX TX7,N
PCIEG RXP7	AE19	PEX RX7
PCIEG RXN7	AG19	PEX RX7,N
	AC18	PEX TX8
	AF19	PEX TX8,N
	AE19	PEX RX8
	AB19	PEX RX8,N
	AB20	PEX TX9
	AE21	PEX TX9,N
	AE21	PEX RX9
	AF21	PEX RX9,N
	AD19	PEX TX10
	AD20	PEX TX10,N
	AG21	PEX RX10
	AG22	PEX RX10,N
	AD21	PEX TX11
	AC21	PEX TX11,N
	AF22	PEX RX11
	AE22	PEX RX11,N
	AB21	PEX TX12
	AB22	PEX TX12,N
	AE24	PEX RX12
	AF24	PEX RX12,N
	AC22	PEX TX13
	AD22	PEX TX13,N
	AG24	PEX RX13
	AF25	PEX RX13,N
	AD23	PEX TX14
	AD24	PEX TX14,N
	AG25	PEX RX14
	AG26	PEX RX14,N
	AE25	PEX TX15
	AE26	PEX TX15,N
	AF27	PEX RX15
	AE27	PEX RX15,N





LVDS



HDMI




DP1



External thermal sensor

Remove External Thermal Sensor

	GPIO	I/O	ACTIVE	USAGE
0	IN	N/A		NVGM
1	IN	N/A		HDMI HOTPLUG
2	OUT	HIGH		PANEL BACKLIGHT PWM
3	OUT	HIGH		PANEL POWER ENABLE
4	OUT	HIGH		PANEL BACKLIGHT ENABL
5	OUT	HIGH		NVDD VID 0
6	OUT	HIGH		NVDD VID 1
7	OUT	HIGH		FBVDD VID 0
8	IN/OUT	LOW		THERMAL ALERT
9	OUT	LOW		FAN PWM
10	OUT	HIGH		FBVREF SELECT
11	OUT	HIGH		SLT SYNC0
12	IN	N/A		AC DETECT
13	OUT	LOW		PS CONTROL 0
14	OUT	HIGH		PS CONTROL 1





GPU_VID_0	+VGA_VCORE_0
L	0.9V
H	1.1V

N10M-GS (N53)







GPU_VID_1	GPU_VID_0	+VGA_VCORE_0
H	L	1.0V
L	H	0.85V
L	L	0.8V

GPU_VID0	GPU_VID1	+VGA_VCORE
H	H	
H	L	1V
L	H	0.85V
L	L	0.8V



NV Suggestion per chip:
1uF x4
0.1uF x5

NV Suggestion per chip:
1uF x4
0.1uF x5



D

C


B

A


Title <Title>			
Size A	Document Number U35JC		Rev 1.0
Date:	Tuesday, March 02, 2010	Sheet	77 of 99

CPU_DV0	CPU_DV1	+V CORE
L	L	VID - 24.8mV
L	H	VID - 19.2mV
H	L	VID - 5.6mV
H	H	VID

DYNAMIC_VCORE_DV	+V CORE
L	VID
H	VID+ 40mV (when Vid=1.0V)




<http://hobi-elektronika.net>



Power stage	
+5VSUS: 1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.96A$ 2. Ripple Current: $I_{rip} = 2.61A$ 3. Ripple Voltage: $ESR/1 = 45mohm$ $V = 117.45mV$ 4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36mohm$ 5. MOSFET Spec: H-side MOSFET: FDMC8884 $R_{ds}(ON) = 30mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 9A$ ($T = 25^{\circ}C$) $I_{peak} = 15A$ (Pause = 10 us) L-side MOSFET: FDMC8884 $R_{ds}(ON) = 30mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 9A$ ($T = 25^{\circ}C$) $I_{peak} = 15A$ (Pause = 10 us)	+3VSUS: 1.I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.96A$ 2.Ripple Current: $I_{rip} = 1.55A$ 3.Ripple Voltage: $ESR/1 = 45mohm$ $V = 69.75mV$ 4.Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36mohm$
Controller	
+5VSUS: 1. Voltage & Current: +5VSUS: 5V / 4A 2. Frequency: F=300KHZ 3. OCP: Set $R_{811} = 357\text{ Kohm}$ $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds}(on)$ $I_{ocp} = 6A$ 4. Soft start time: The Soft Start duration is 2ms 5. Inrush Current: C total = 100 uF $I_{inrush} = C \cdot V_{out}/SS_time$ $I_{inrush} = 0.25 A$	+3.VSUS 1.Voltage&Current: +3VSUS: 3.3V / 4A 2.Frequency: F=375KHZ 3.OCP: Set $R_{810} = 357KOhm$ $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds}(on)$ $I_{ocp} = 6A$ 4.Inrush Current: C total = 100 uF $I_{inrush} = C \cdot V_{out}/SS_time$ $I_{inrush} = 0.165 A$

+VTT_CPU & +VTT_PCH & +1.05VS POWER SUPPLY

http://elektro.ru



Power stage

+VTT_CPU:

- I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.33A$
- Ripple Current:
 $I_{rip} = 9.18A$
- Ripple Voltage:
 $ESR/2 = 7.5m\Omega$
 $V = 68.85mV$
- Inductor Spec:
 $I_{sat} = 29.1A$
 $I_{dc} = 26A$
 $DCR = 1m\Omega$
- MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause $\geq 10us$)
L-side MOSFET: RJK0353DPA
 $R_{ds(ON)} = 7.6m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 35A$ ($T = 25^\circ C$)
 $I_{peak} = 140A$ (Pause $\geq 10us$)


Controller

+VTT_CPU:

- Voltage & Current:
+VTT_CPU: 1.05V / 15A
- Frequency:
F=300KHZ
- OCP:
Set R8202=4.99 Kohm
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 26A$
- Soft start time:
The SS duration is 1.35ms
- Inrush Current:
C total = 440 uF
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.342A$

http://hobi-elektronika.net

+1.5V & +0.75VS POWER SUPPLY



Power stage

DDR III:

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.22A$
- Ripple Current:**
 $I_{rip} = 4.62A$
- Ripple Voltage:**
 $ESR \cdot I = 15mohm$
 $V = 69.3mV$
- Inductor Spec:**
 $I_{sat} = 12.7A$
 $I_{dc} = 9.5A$
 $DCR = 8.5mohm$
- MOSFET Spec:**
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)
L-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)


Controller

DDR III:

- Voltage & Current:**
+1.5V: 1.5V / 10A
+0.75V: 0.75V / 1A
- Frequency:**
 $F = 300KHZ$
- OCP:**
 Set R8302=12 Kohm
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 14.3A$
- Soft start time:**
 The Soft Start duration is 1.35ms
- Inrush Current:**
 $C_{total} = 220uF$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.244A$

PT8300 TPC28T
+1.5VQ 1.0
PT8301 TPC28T
+1.5VQ 1.0
PT8302 TPC28T
+1.5V 1.0
PT8303 TPC28T
+1.5V 1.0
PT8304 TPC28T
+0.75VQ 1.0
PT8305 TPC28T
+0.75VS 1.0
PT8306 TPC28T
GND 1.0
PT8307 TPC28T
GND 1.0
PT8308 TPC28T
GND 1.0
PT8309 TPC28T
GND 1.0

<Variant Name>



GPU NVDD POWER SUPPLY

<http://hobi-elektronika.net>

Power stage

NVDD:

1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.11A$
2. Ripple Current:
 $I_{rip} = 6.4A$
3. Ripple Voltage:
 $ESR/2 = 7.5mohm$
 $V = 48mV$
4. Inductor Spec:
 $I_{sat} = 26A$
 $I_{dc} = 17.5A$
 $DCR = 4.2mohm$
5. MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause $\approx 10us$)
L-side MOSFET: RJK0353DPA
 $R_{ds(ON)} = 7.6mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 35A$ ($T = 25^\circ C$)
 $I_{peak} = 140A$ (Pause $\approx 10us$)

Controller

NVDD:


1. Voltage & Current:
+NVDD: 0.95V / 15A
2. Frequency:
 $F = 300KHZ$
3. OCP:
Set R8504 = 7.5 Kohm
 $I_{OCP} = R_{OCP} \cdot 20uA / R_{ds(on)}$
 $I_{OCP} = 20A$
4. Soft start time:
The Soft Start duration is 1.35ms
5. Inrush Current:
 $C_{total} = 440uF$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.310A$

MCP_CORE_VID0	MCP_CORE_VID1	+NVDD
H	H	1.03V
L	H	1.03V
H	L	1.03V
L	L	0.85V

MCP_CORE_VID0	PT8511	TPC28T	PT8503	TPC28T
		1		1
MCP_CORE_VID1	PT8513	TPC28T	PT8504	TPC28T
		1		1
GPU_PWRON_1.8VSG_3.3VSG	PT8510	TPC28T	PT8500	TPC28T
		1		1
NVDD_PWRGD	PT8509	TPC28T	PT8507	TPC28T
		1		1
NVDD_SENSE	PT8512	TPC28T	PT8508	TPC28T
		1		1
			PT8501	TPC28T
				1
			PT8502	TPC28T
				1
			PT8505	TPC28T
				1
			PT8506	TPC28T
				1

<Variant Name>

ASUS		Title : POWER_I/O_NVDD	
ASUSTeK COMPUTER INC. NBI		Engineer: Morris/Sting	
Size	Project Name	U35JC	Rev
Custom			2.00
Date: Friday, April 09, 2010		Sheet	85 of 99



Power stage

+VGFX:

1. I/P Current:
 $I_{in} = V_o / I_o / (0.75 \cdot V_{in}) = 2.22A$
2. Ripple Current:
 $I_{rip} = 7.28A$
3. Ripple Voltage:
 $ESR/2 = 7.5m\Omega$
 $V = 54.6mV$
4. Inductor Spec:
 $I_{sat} = 26A$
 $I_{dc} = 17.5A$
 $DCR = 4.2m\Omega$
5. MOSFET Spec:
H-side MOSFET: RJK0355DPA
- | | |
|----------------------------|----------------------------|
| $R_{ds}(ON) = 16.5m\Omega$ | $(V_{gs} = 4.5V)$ |
| $I_{cont} = 30A$ | $(T = 25^\circ C)$ |
| $I_{peak} = 120A$ | $(\text{Pause} = 10\mu s)$ |
- L-side MOSFET: RJK0353DPA
- | | |
|---------------------------|----------------------------|
| $R_{ds}(ON) = 7.6m\Omega$ | $(V_{gs} = 4.5V)$ |
| $I_{cont} = 35A$ | $(T = 25^\circ C)$ |
| $I_{peak} = 140A$ | $(\text{Pause} = 10\mu s)$ |


Controller


+VGFX:

1. Voltage & Current:
+VGFX: 1V / 15A
2. Frequency:
Ton=241nS
Rton=150kohm
Fsw=277KHZ
3. OCP:
 $V_{ocset} = V_{CC} \cdot R_{8612} / (R_{8602} + R_{8612}) = 3.844V$
 $I_{max} = V_{ocset} / (40^\circ DCR) = 21A$
4. Soft start time:
The Soft Start duration is 0.75ms($C_{ss}=10nF$, $SOFT=1.5V$)
5. Inrush Current:
 $C_{total} = 440 \mu F$
 $I_{inrush} = C \cdot V_{out} / SS_{time}$
 $I_{inrush} = 0.587 A$
6. Load Line:
DROOP=7mohm

TP18623	TPC28T	TP18603	TPC28T				
VSS	AXG	SENSE	+VWFX	CORE	1		
TP18625	TPC28T	TP18604	TPC28T				
VCC	AXG	SENSE	+VWFX	CORE	1		
TP18621	TPC28T	TP18600	TPC28T				
GFX	PWGRD	1	+VWFX	CORE	1		
TP18606	TPC28T	TP18609	TPC28T				
GVR	PWR	MON	+VWFX	CORE	VD	GVR	VID0
TP18619	TPC28T	TP18602	TPC28T				
P	VGF	EN	+VWFX	CORE	VD	GVR	VID1
TP18617	TPC28T	TP18601	TPC28T				
P	VGF	EN	+VWFX	CORE	VD	GVR	VID2
TP18620	TPC28T	TP18605	TPC28T				
GFX	VRION	PWR	GND	1	GVR	VID3	
TP18622	TPC28T	TP18605	TPC28T				
GFXVR	DPRS	PLV	GND	1	GVR	VID4	
		TP18607	TPC28T			GVR	VID5
		GND	1			GVR	VID6
		TP18608	TPC28T				
		GND	1				

<Variant Name>





Charger IC and EC Code correlation sheet :

Charger MAX8725 => EC CODE : 200

Charger MAX17015 => EC CODE : 201

Charger MB39A132 => EC CODE : 202



ASUS Title : **CHARGER 202**

ASUSTek COMPUTER INC. NBS Engineer: **Morris/Sting**



Size	Project Name
Custom	U35JC



SUSB#_PWR POWER

<http://hobi-elektronika.net>

SUSC#_PWR POWER



PT9100	TPC28T	PT9104	TPC28T
+1.5VS	1	+3V	1
PT9101	TPC28T	PT9105	TPC28T
+3VS	1	+5V	1
PT9102	TPC28T	PT9106	TPC28T
+5VS	1	+12V	1
PT9103	TPC28T		
+12VS	1		

<Variant Name>

ASUS		Title :POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Morris/Sting	
Size	Project Name	Rev	
B	U35JC	2.00	
Date: Friday, April 09, 2010	Sheet	91	of 99

Total count: 27 pcs

D


C

B

A

Title <Title>			
Size A	Document Number U33JC		Rev 1.1
Date:	Friday, April 09, 2010	Sheet	92 of 99






N61JA		
Non-IAMT		Design rating
	+12V	(10mA)
	+12VS	(10mA)
	+1.8VS	(2A)
	+3VSUS	(0.84A)
	+3V	(1.24A)
	+3VS	(3.71A)
	+5VSUS	(0.01A)
	+5V	(1.7A)
	+5VS	(3.76A)
	+5VA	(0.12A)
	+3VA	(0.12A)
	+1.05VS	(4A)
	VTT_PCH	(4A)
	+VTT_CPU_VO	(18A)
	+VTT_CPU	(15A)
	+VGA_VCORE	(32A)
	+VGA_VCORE	(30A)
	+VGFX_CORE_VO	(22A)
	+VGFX_CORE	(15A)
	+1.5V	(5.37A)
	+1.5V	(8A)
	+0.75V	(1A)
	+VCORE	(48A)
	+VCORE	(44A)

Rev	Date	Description
1.00	01/08 '2010	First Release!
1.10	01/20 '2010	01. Swap Debug Connect, page 44 02. Modify circuit for AZWAVE/INTEL WIFI minicard, page 61 03. Mount EDID resistor fro MODS, R3532, R3533, R3590, R3591, page 35 04. Check Strap[0,1,2] setting for MP GPU, page 72
	01/22 '2010	05. Remove LVDS_GPU_SW/SW#, remove R3564, R3567, R3571, R3596, Q3552, page 35 06. Change CPU_DV0/CPU_DV1 to GPJ4/GPJ5, page30 07. Change VCCP_DV0/VCCP_DV1 to GPF2/GPF3, page30 08. Change MARATHON# to GPE7, page30
	01/27 '2010	09. Change LVDS CONN, page45 10. Check thermal sensor on PR, page50 11. XTAL 14.318MHz C2913, C2914 to 18PF, page29 12. Refer K72F to modify ICS9LV3162B circuit, page 29 13. XTAL 27MHz C7308, C7309 to 27PF, page73 14.Change CLK_OC to Clock_select_uc, page 30 15.Change EC GPG2/GPG6 from CLK_STRAP[0,1] to T3019/T3020, paage 30 16.Change EC GPE5 from CLK_OC to T3021, paage 30

[M61JA] R1.0 => R1.1

1. Follow E.E RC delay
+5v R9107 100K change to 68K
+3v R9106 200K change to 121K
+1.5v R8306 49.9K change to 68K
+5VS R9104 200K change to 68K
+3VS R9103 200K change to 121K
+1.8VS R8401 33.2K change to 121K
+1.5VS R9102 470K change to 390K
+1.05VS R8252 39K change to 200K
+0.75VS R8312 0 change to 2.49K C8310 0.1U change to 2.2U
- 2.VR_VID0~2 pull high 1K VR_VID6 pull low 1K.
- 3.U8401 RT8015A change to RT8015B
- 4.Reserve GVR_VID0~VID6 pull high and low resistor R8627~R8633
- 5.Reserve R8517~R5720 pull high & pull low resistor for MCP_CORE_VID
- 6.page86 component option change to ARD (CFD no stuff)
- 7.R8004 option change to CFD & R8049 change to ARD(For IMON)
- 8.Change RN8801A RN8801B(layout request)
- 9.R8517 R8519 change to stuff
- 10.R8406 13K change to 12K
- 11.CE8005 no stuff , CE8007 stuff
- 12.C8403 C8406 size 0603 change to 0805
- 13.R8213 R8305 ohm change to 2.2 ohm
- 14.R8621~R8633 stuff 1K ohm
- 15.R8512 change form 200K to 33K ohm
- 16.VTT_PCH component option change to CFD
- 17.Delete U8502 & GPU_PWRON signal change to GPU_PWRON_1.8VSG_&_3.3VSG
- 18.L8601 1uH => 0.56uH , C8608 0.01uF/50 => 0.01uF/16V , R8621 43K => 36K , C8617 =>0.1uF/16V 1uF/10V , C8607 68pF/50V => 33pF/50V , R8625 10K => 18.7K , R8613 3.6K => 4.02K
- 19.R8057 change form 10K to 2.05K
- 20.Add Q8007 & Q8008 form thermal issue

		Title : System History	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size Custom	Project Name U35JC		Rev
Date: Friday, April 09, 2010		Sheet	96 of 99





1 +3VA/+5VA/+3VA_EC

<http://hobi-elektronika.net>

M52J Power-On Sequence Timing Diagram Rev.1

The diagram illustrates the power-on sequence for the M52J. It features several signals: a pull-up signal to +3VSUS, a signal with a falling edge, and a series of timing intervals labeled T0 through T9. The timing parameters are as follows:

- T0 = 20ms (spec. >= 10ms)
- T1 < 200ms (check)
- T2 = 50ms
- T3 = 2ms (spec. >= 1ms)
- T4 = 1.25ms
- T5 = 60us (typ.)
- T6 = 110ms (spec. >= 99ms)
- T7 = 10~100us
- T8 = 3~20ms
- T9 = 10ms

ASUS
Title: Po
Size
C Project Name
U35-IC
Engineer: