






F8V L80V N80V N81 Montevina Block Diagram








Default Strapping When Not Used








Place R0304 & R0306 for XDP function




BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	H
266	1067	L	L	L

ASUS Title **PENRYN(1)**
 Project Name: **Engineer: Wing Cheng**
 Site: **Custom** Project Name: **F8Va** Rev: **1.0**
 Date: **Tuesday, October 07, 2008** Sheet: **3** of **94**





NO120. N81SR



NO143. N81SR







Figure 4: Power Sequence

GPI02	GPI01	GPI00	Function
X	0	0	Push-pull I/O of VIDIN
X	0	1	Enable VIDIN input termination resistor
X	1	0	Diamondville: DT convert to IMVP6
0	1	1	Test mode
1	1	1	Test mode






+0.9VS







+0.9VS +0.9V change to +0.9VS




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS


+0.9VS +0.9V change to +0.9VS



+0.9VS +0.9V change to +0.9VS



CHECK A14 WHY ?




U1001A			A14 H_AK3		
H_DW9	F2	H_DW 0	H_AK3	C15	H_AK4
H_DW9	G8	H_DW 1	H_AK4	F16	H_AK5
H_DW9	F8	H_DW 2	H_AK5	J13	H_AK6
H_DW9	E6	H_DW 3	H_AK6	C18	H_AK7
H_DW9	C2	H_DW 4	H_AK7	M16	H_AK8
H_DW9	H6	H_DW 5	H_AK8	J13	H_AK9
H_DW9	F6	H_DW 6	H_AK9	F16	H_AK10
H_DW9	D4	H_DW 7	H_AK10	M16	H_AK11
H_DW9	D3	H_DW 8	H_AK11	M13	H_AK12
H_DW9	M9	H_DW 9	H_AK12	E17	H_AK13
H_DW11	M11	H_DW 10	H_AK13	E17	H_AK14
H_DW12	J1	H_DW 11	H_AK14	E17	H_AK15
H_DW12	J1	H_DW 12	H_AK15	E17	H_AK16
H_DW13	J2	H_DW 13	H_AK16	C20	H_AK17
H_DW14	N12	H_DW 14	H_AK17	E19	H_AK18
H_DW15	J6	H_DW 15	H_AK18	E16	H_AK19
H_DW16	J2	H_DW 16	H_AK19	E20	H_AK20
H_DW17	L2	H_DW 17	H_AK20	E16	H_AK21
H_DW18	R2	H_DW 18	H_AK21	E20	H_AK22
H_DW19	N9	H_DW 19	H_AK22	E17	H_AK23
H_DW20	L6	H_DW 20	H_AK23	E17	H_AK24
H_DW21	M5	H_DW 21	H_AK24	E17	H_AK25
H_DW22	J3	H_DW 22	H_AK25	E16	H_AK26
H_DW23	N6	H_DW 23	H_AK26	E17	H_AK27
H_DW24	R1	H_DW 24	H_AK27	E17	H_AK28
H_DW25	N5	H_DW 25	H_AK28	E20	H_AK29
H_DW26	N6	H_DW 26	H_AK29	E18	H_AK30
H_DW27	P13	H_DW 27	H_AK30	K17	H_AK31
H_DW28	N8	H_DW 28	H_AK31	E20	H_AK32
H_DW29	L7	H_DW 29	H_AK32	E21	H_AK33
H_DW30	N10	H_DW 30	H_AK33	E21	H_AK34
H_DW31	M3	H_DW 31	H_AK34	E20	H_AK35
H_DW32	Y3	H_DW 32	H_AK35		
H_DW33	AD14	H_DW 33			
H_DW34	Y6	H_DW 34			
H_DW35	Y10	H_DW 35			
H_DW36	Y12	H_DW 36			
H_DW37	Y14	H_DW 37			
H_DW38	W2	H_DW 38			
H_DW39	W2	H_DW 39			
H_DW40	A6	H_DW 40			
H_DW41	Y9	H_DW 41			
H_DW42	AA13	H_DW 42			
H_DW43	AA0	H_DW 43			
H_DW44	AA11	H_DW 44			
H_DW45	AD11	H_DW 45			
H_DW46	AD10	H_DW 46			
H_DW47	AD13	H_DW 47			
H_DW48	AE12	H_DW 48			
H_DW49	AE9	H_DW 49			
H_DW50	AE2	H_DW 50			
H_DW51	AD6	H_DW 51			
H_DW52	AD3	H_DW 52			
H_DW53	AD7	H_DW 53			
H_DW54	AE14	H_DW 54			
H_DW55	AE3	H_DW 55			
H_DW56	AE3	H_DW 56			
H_DW57	AC1	H_DW 57			
H_DW58	AC4	H_DW 58			
H_DW59	AE11	H_DW 59			
H_DW60	AE8	H_DW 60			
H_DW61	AC2	H_DW 61			
H_DW62	AD6	H_DW 62			
H_DW63	AD6	H_DW 63			


HOST


3 H_AK[35:3] H_AK35[3]
3 H_REQ[4:0] H_REQ4[0]
3 H_DW[63:0] H_DW63[0]

PM:F8VA.....
Part Number: 02G010022520
Part Name & Spec:C.S 88CTPM CANTIGA INT PM45 898203/SLB97
GM:N81A
Part Number: 02G010020030
Part Name & Spec:C.S EAGLELAKE(BB3) AC82GM45 INTEL GM45 898200/SLB94

ASUS		Title : Cantiga – CPU (1)	
ASUSTEK COMPUTER INC. N86		Engineer: Wing Cheng	
Size	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008	Sheet	10	of 94







5					4					3					2					1																																																																												
D																																																																																																
C																																																																																																
B																																																																																																
A																																																																																																
															<table><tr><td colspan="5"></td><td colspan="5">Title : BLANK</td></tr><tr><td colspan="10">ASUSTeK COMPUTER INC</td><td colspan="5">Engineer:</td></tr><tr><td colspan="2">Size</td><td colspan="8">Project Name</td><td colspan="2">Rev</td></tr><tr><td colspan="2">A</td><td colspan="8">F8Va</td><td colspan="2">1.0</td></tr><tr><td colspan="15">Date: Tuesday, October 07, 2008</td><td colspan="2">Sheet</td><td colspan="2">16</td><td colspan="2">of</td><td colspan="2">94</td></tr></table>															Title : BLANK					ASUSTeK COMPUTER INC										Engineer:					Size		Project Name								Rev		A		F8Va								1.0		Date: Tuesday, October 07, 2008															Sheet		16		of		94	
					Title : BLANK																																																																																											
ASUSTeK COMPUTER INC										Engineer:																																																																																						
Size		Project Name								Rev																																																																																						
A		F8Va								1.0																																																																																						
Date: Tuesday, October 07, 2008															Sheet		16		of		94																																																																											
5					4					3					2					1																																																																												

	5	4	3	2	1
D					
C					
B					
A					

			Title : BLANK		
ASUSTeK COMPUTER INC			Engineer:		
Size	Project Name			Rev	
A	F8Va			1.0	
Date: Tuesday, October 07, 2008		Sheet 17 of 94			





	5	4	3	2	1
D					
C					
B					
A					

		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 18 of 94	

	5	4	3	2	1
D					
C					
B					
A					


			Title : BLANK		
ASUSTeK COMPUTER INC			Engineer:		
Size A	Project Name F8Va				Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 19 of 94			






ICH9 Boot BIOS select

	GNT#0	CS#1
LPC	11	1
PCI	10	1
SPI	01	0
reserve	00	0




When supporting CLK GEN Turbo PIN, UNI R2107.

NO100. N80V PR




ICH9-M





non-
IAMT

Non-IAMT
Mount: RN2401A, RN2401B
Unmount: RN2402A, RN2402B, Q2402A, Q2402B




EC-IT8752



NO38. F8Va PR


HDCP ROM




ASUS		Title : ICH9M-Other	
ASUSTeK COMPUTER INC. NBS		Engineer: Wing Cheng	
Site	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet	24 of 94

SPI ROM

NO136. N81SR



If your Montevina system supports ITPM but does not support iAMT, the ME firmware size for ITPM only should be less than 820KB. So a 1MByte (8M bits) SPI ROM should be large enough. Please co-work with H/W to use a 8Mbits SPI ROM instead of a 16Mbits one if there is cost gap.



For Battery

Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.


Del

For Switch

PWR SWITCH




LID SWITCH





Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to MB with AC present. Need to add bidirectional diode to protect this pin.


For Thermal Control Method




Touch Pad



Keyboard Connector







2402S have issue after IR reflow,
alternative part:LG-2410S-1

U3400

24 NC11 L CMT3

23 NC1+ L TRLM3

22 NC1- L TRLP3

21 NC12 L CMT2

20 NC2+ L TRLM2

19 NC2- L TRLP2

18 NC13 L CMT1

17 NC3+ L RXN

16 NC3- L RXP

15 NC14 L CMT0

14 NC4+ L TXN

13 NC4- L TXP

12 NC15 L CMT5

11 NC16 L CMT6

10 NC17 L CMT7

9 NC18 L CMT8

8 NC19 L CMT9

7 NC20 L CMT10

6 NC21 L CMT11

5 NC22 L CMT12

4 NC23 L CMT13

3 NC24 L CMT14

2 NC25 L CMT15

1 NC26 L CMT16

33 L_TRDM3

33 L_TRDP3

33 L_TRDM2

33 L_TRDP2

33 L_RDN

33 L_RDP

33 L_TDN

33 L_TDP

3400

3401

3402

3403

0.01UF/50V

0.01UF/50V

0.01UF/50V

0.01UF/50V

NO64. F8Va PR

3416

3417

3418

3419

33PF/50V

33PF/50V

33PF/50V

33PF/50V

/3G

/3G

/3G

/3G

WWAN

LG_2402S_1

Transformer close CON4

L CMT3

L CMT2

L CMT1

L CMT0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372


373

374


375


AZALIA MDC Connector

NO130. N81SR



		Title : MDC	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet	35 of 94





Note : Either 3G or n3G must be chosen, either 3G_V or n3G_V must be chosen


NO33. F8Va ER

		Title : AUDIO-MIC	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 37 of 94	

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 39 of 94	


A8ES.PR
Change R5C833




<Variant Name>

ASUS		Title : RICOH R5C833/PCI B	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F8Va		1.0
Date: Tuesday, October 07, 2008	Sheet	40	of 94






To correct the problem when MS Duo adaptor is in use.




Solve MS Duo Adaptor short issue.





A8ES.PR
Change to 07G005000214, 2KV ESD

MDIO00-->	SD Card Detect
MDIO01-->	MS Card Detect
MDIO03-->	SD Write Protect
MDIO04-->	SD Card Power0 Control/ MS Power Control
MDIO08-->	SD Command/MS Bus State
MDIO09-->	SD Clock/MS Clock
MDIO10-->	SD Data 0/MS Data 0
MDIO11-->	SD Data 1/MS Data 1
MDIO12-->	SD Data 2/MS Data 2
MDIO13-->	SD Data 3/MS Data 3




MDIO02-->	xDCE#
MDIO05-->	SD Power Control 1 / xDWP
MDIO06-->	xD/MS/SD LED Control
MDIO14-->	xD Data
MDIO15-->	xD Data
MDIO16-->	xD Data
MDIO17-->	xD Data
MDIO18-->	xD CLE
MDIO19-->	xD ALE



NO17. F8Va SR
Impact MS function

F8S.PR
EMI



<Variant Name>






ASUS		Title : CardReader	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	1.0
Custom	F8Va	Date: Tuesday, October 07, 2008	Sheet 42 of 94

Check
+3VSUS-->+3V


Change RICOH R5538 as 2nd source and Winbond
W83L351YG (06G030091010) put on 1st source.

Check
VSUS_ON-->NC or Test point

del PCI_RST#(instead of BUF_PLT_RST)





<Variant Name>		Title : Express Card	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		
Custom	F8Va		
Date: Tuesday, October 07, 2008	Sheet	43	of 94




ASUS®			Title : Express Card		
ASUSTeK COMPUTER INC			Engineer:		
Size Custom	Project Name F8Va		Rev 1.0		
Date: Tuesday, October 07, 2008			Sheet 44 of 94		


+3VS	3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,46,48,50,51,53,55,57,62,63,70,80,91,92
+3VSUS	20,21,22,23,30,33,81
+12VS	24,32,38,48,57,62,70,91



NO64. F8Va PR




The Caps will impact on LVDS signa




Magnetic Switch For LID_SW#
On/OFF Close to SW5605

Magnetic Switch
For LID_SW# On/OFF



V1V






power suggest




**INVERTOR
CNT**

Close to SW5605 For N80 project


		Title : LVDS & Inverter	
ASUSTeK COMPUTER INC		Engineer:	
Size Custom	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet	45 of 94




Close to HDMI CON(ESD Protection) 10 Ohm for compensate layout impedance




HDMI CON



DDPC_CTRLDATA Strapping:(Port C)
Low = No HDMI/DP (default)
High = HDMI/DP




NO74. F8Va MP



NO55. F8Va PR



SDVO_CTRLDATA Strapping:(Port B)
Low = No SDVO/HDMI (default)
High = SDVO/HDMI



NO55. F8Va PR

ASUS		Title : HDMI	
ASUSTeK COMPUTER INC. NBS		Engineer: Wing Cheng	
Site	Project Name	Rev	
Custom	F8Va	1.0	
Date: Tuesday, October 07, 2008		Sheet	48 of 94

ASUS [®]		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Wing Cheng</i>	
Size A	Project Name F8Va		Rev 1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>49</u> of <u>94</u>	

FAN & THERMAL CONTROLLER

For Penryn CPU:

1st source: 06G023096010

TEMP.SENSOR G780P11U SOP-8


GMT

2nd source: 06G023026012

TEMP SENSOR MAX6657YMS+ SOP-8

MAXIM


MAXIM suggestion:
C5002 2200pf (11G232122214030)
R5002 200ohm (10G212200014030)
GMT suggestion:
C5002 2200pf (11G232122214030)
R5002 200ohm (10G212200014030)




Check
Thermal policy

<Variant Name>			
ASUS		Title : FAN & THERMAL	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
B	F8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	50 of 84

SATA HDD CON



SATA ODD CON





ASUS		Title : HDD & ODD	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F8Va	1.0	
Date	Tuesday, October 01, 2008	Sheet	81 of 84

+3VS 3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,45,46,48,50,53,55,57,62,63,70,80,91,92

+5VS 23,31,32,36,38,46,48,50,56,57,63,80,91


+5V 8,44,52,56,57,68,70,91






		Title : BLANK	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	P8Va		1.0
Date: Tuesday, October 07, 2008		Sheet	54 of 54




Spendid or
keyboard backlight option



Discharge Circuit



<Variant Name>			ASUS Title : Discharge	
ASUSTek COMPUTER INC			Engineer:	
Size	Project Name		Rev	
B	F8Va		1.0	
Date:	Tuesday, October 07, 2008		Sheet	97 of 94



<Variant Name>

		Title : DC IN / BAT	
ASUSTek COMPUTER INC		Engineer:	
Size A	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet	60 of 94

Sheet 62 of 94

<Variant Name>



Title : FingerPrinter

ASUSTeK COMPUTER INC

Engineer:

Size
A

Project Name	
--------------	--

F8Va

Rev	1.0
-----	-----


Date: Tuesday, October 07, 2008

Sheet 63 of 94

PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARDBUS	AD19	0	F,E

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0 (low)	
SPD/TS	A0/30
SO-DIMM 1(high)	
SPD/TS	A4/34
G781-1	9A
G781(VGA board)	98

Thermal Sensor (CPU)
SM-Bus Mapping 1001100



BOM option


nGM:yellow
nPM:light red
=====

@ : no stuff for all
nGM :no stuff for A8E
nPM :no stuff for A8S
nGM1:no stuff for A8E, A8E/SR mount for debugging A8S in advance
3G :for Windigo,SIERRA MC8775V
nA8E :no stuff Irda for A8E


Support ID2:


Support ID2:
page 68,Finger print
page 55,IR
Page 56,pwr switch and LED

Thermal block diagram




<Variant Name>		Title :	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
B	F8Va		1.0
Date:	Tuesday, October 07, 2008	Sheet	64 of 64






PIN	FUNCTION
1	Gnd
2	A+
3	A-
4	Gnd
5	B-
6	B+
7	Gnd



<Variant Name>

ASUS		Title : SUB_PCB	
ASUSTeK COMPUTER INC		Engineer:	
Size A4	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 67 of 94	

Camera



<Variant Name>

		Title : CAMERA	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name F8Va		Rev 1.0
Date: Tuesday, October 07, 2008		Sheet 60 of 94	



Title : Other

ASUSTeK COMPUTER INC

Engineer:

Size

Project Name	
--------------	--

Rev


A

F8Va

1.0

Date: Tuesday, October 07, 2008

Sheet 69 of 94



5

4

3

2

1

D

D

C

C

B

B

A

A

5


4

3


2

1


File		TITLE	
Size	Document Number		Rev
A3	P454		1.0
Date:	Tuesday, October 07, 2008	Sheet	71 of 84




File		
TITLE		
Size	Document Number	Rev
A3	P0000	1.0
Date:	Tuesday, October 07, 2008	Sheet 76 of 84




File			
TITLE			
Size	Document Number		Rev
A3	P0000		1.0
Date:	Tuesday, October 07, 2008	Sheet 78 of 84	




File		TITLE	
Size	Document Number		Rev
A3	P0000		1.0
Date:	Tuesday, October 07, 2008	Sheet	74 of 84



File		
TITLE		
Size	Document Number	Rev
A3	P0000	1.0
Date:	Tuesday, October 07, 2008	Sheet 76 of 84




File		
TITLE		
Size	Document Number	Rev
A3	P0000	1.0
Date:	Tuesday, October 07, 2008	Sheet 76 of 84





File		TITLE	
Size	Document Number		Rev
A3	P0000		1.0
Date:	Tuesday, October 07, 2008	Sheet	77 of 84


		Title : BLANK	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
B	F8Va		1.0
Date: <u>Tuesday, October 07, 2008</u>		Sheet <u>78</u> of <u>94</u>	

ASUS		Title : History	
ASUSTeK COMPUTER INC		Engineer:	
Site	Project Name		Rev
Cebu	P8Va		1.0









<Variant Name>					
			Title : NDA		
<<Original>>			Engineer:		
Size	Project Name				Rev
C	N81V				2.0
Date: Tuesday, October 07, 2008			Sheet	85	of 94

<Variant Name>	
	Title : N/A
<OrigName>	
Engineer:	
Size B	Project Name N81V
Date: Tuesday, October 07, 2008	Sheet 86 of 94
Rev 2.0	


```
AC_IN Threshold 2.048V/Max AD_CONVERT_IN
> 17.44V active

VCT1.0V Reesense (Adin) [TVCTLS.VREF]
Reesense(Adin)=0.0100m
VCTLS=2341f
> Inimax=4.5A
> Cntmax=19.4 = 85.5W
> R8505-Cnt.R8519-30K

Charge Current Ichg = 0.275V Reesense [TVCTLS.6V]
Reesense(CHG)=0.625 ohm
VCT1.6V Reesense (Chg) [TVCTLS.3V]
VCT1.6V Reesense (Chg) [VCT1.1A]


Vbatt = Cell * (Vref / (VCT1.6V / 0.92))
VCT1.1 = 5.68V

Mode pin : Vbmode = 2.8V (Nite to LED) ----> 4 Cells
2.0 = Vbmode = 1.6V (Flash) ----> 3 Cells
0.0 = Vbmode = 1.0V (Roasting) ----> Learning


VCT1.0V Reesense or DCN = 7V ----> Charger Disable
```



BATTERY IN DETECT




ADAPTER IN DETECT





+2.5VREF


11/28



SUSC#_PWR POWER




SUSB#_PWR POWER



ASUS		Title : POWER_LOAD SWITCH	
Engineer: Scott Guey			
Size	Project Name	Rev	
Custom	N81V	2.0	
Date: Tuesday, October 07, 2008	Sheet	91	of 94

POWER GOOD DETECTOR

Request form EE, to verify reboot or shutdown issue



AC_BAT_SYS → AC_BAT_SYS 70,80,81,82,83,88
BAT → BAT 88
BAT_CON → BAT_CON 60,88


+3VA → +3VA 20,30,45,57,81
+5VAO → +5VAO 81,90
+5VO → +5VO 81,82,83,88,90,91
+5VSUS → +5VSUS 23,55,56,81
+5V → +5V 9,44,52,56,57,68,70,91
+5VS → +5VS 23,31,32,36,38,46,48,50,51,56,57,63,80,91
+3VO → +3VO 81,91,92
+3VSUS → +3VSUS 20,21,22,23,30,33,81
+3V → +3V 6,21,32,35,43,44,45,53,56,57,61,82,91
+3VS → +3VS 3,6,7,8,11,14,15,20,21,22,23,24,25,29,30,31,33,36,38,40,41,42,43,45,46,48,50,51,53,55,57,62,63,70,80,91,92

+12VSUS → +12VSUS 24,81,91
+12V → +12V 38,42,52,57,91
+12VS → +12VS 24,32,38,45,48,57,62,70,91

+1.8VO → +1.8VO 70,83,91
+1.8V → +1.8V 7,8,9,11,13,57,83
+1.8VS → +1.8VS 14,57,91
+0.9VS → +0.9VS 9,57,70,83
+0.9VO → +0.9VO 83

+1.05VO → +1.05VO 57,80,82
+VCCP → +VCCP 5,6,10,11,13,14,20,23,29,57,82
+1.5VO → +1.5VO 82
+1.5VS → +1.5VS 4,14,20,21,23,29,43,53,57,70,82

FOR POWER TEST



<Variant Name>

		Title : POWER_SIGNAL	
<OrigName>		Engineer: Scott_Guey	
Size	Project Name		Rev
Custom	N81V		2.0
Date: Tuesday, October 07, 2008		Sheet	93 of 94

