





# F83Vf MonteVina BLOCK DIAGRAM







**QC**



Comp 0,2: Zo=25 Ohm, trace length < 0.5"



Comp 1,3: Zo=50 Ohm, trace length < 0.5"

**DC**

Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"

Comp 1,3: Zo=55 Ohm, trace length < 0.5"






Decoupling guide from Intel


|        |                 |          |
|--------|-----------------|----------|
| VCCORE | 22uF/10V r 10uF | * 32pcs  |
|        | 330uF/2V        | * 6pcs   |
| VCCP   | 0.1uF           | * 6pcs   |
|        | 150uF           | * 1pcs ? |
|        | 10uF            | * 1pcs ? |


+VCCORE Mid-Frequency Capacitor  
Intel: 22uF \*32  
F83V: 10uF\*12  
+VCCP Decoupling Capacitor  
Intel: 270uF \*1, 0.1uF \*6  
F83: 100uF \*1, 0.1uF \*3  
V1V: ?





Thermal Trip signal (From CPU to ICH-9M and sequence)















| U1001A  |      | HOST    |           | CANTIGA_CHIPSET |         |
|---------|------|---------|-----------|-----------------|---------|
| H_D#0   | F2   | H_D# 0  | H_A#_3    | A14             | H_A#3   |
| H_D#1   | G8   | H_D#_1  | H_A#_4    | C15             | H_A#4   |
| H_D#2   | F8   | H_D#_2  | H_A#_5    | F16             | H_A#5   |
| H_D#3   | G2   | H_D#_3  | H_A#_6    | H13             | H_A#6   |
| H_D#4   | G6   | H_D#_4  | H_A#_7    | C18             | H_A#7   |
| H_D#5   | H6   | H_D#_5  | H_A#_8    | M16             | H_A#8   |
| H_D#6   | H2   | H_D#_6  | H_A#_9    | J13             | H_A#9   |
| H_D#7   | F6   | H_D#_7  | H_A#_10   | P16             | H_A#10  |
| H_D#8   | D4   | H_D#_8  | H_A#_11   | R16             | H_A#11  |
| H_D#9   | H3   | H_D#_9  | H_A#_12   | N17             | H_A#12  |
| H_D#10  | M9   | H_D#_10 | H_A#_13   | M13             | H_A#13  |
| H_D#11  | M11  | H_D#_11 | H_A#_14   | E17             | H_A#14  |
| H_D#12  | J1   | H_D#_12 | H_A#_15   | P17             | H_A#15  |
| H_D#13  | J2   | H_D#_13 | H_A#_16   | F17             | H_A#16  |
| H_D#14  | N12  | H_D#_14 | H_A#_17   | G20             | H_A#17  |
| H_D#15  | J6   | H_D#_15 | H_A#_18   | B19             | H_A#18  |
| H_D#16  | P2   | H_D#_16 | H_A#_19   | J16             | H_A#19  |
| H_D#17  | L2   | H_D#_17 | H_A#_20   | E20             | H_A#20  |
| H_D#18  | R2   | H_D#_18 | H_A#_21   | H16             | H_A#21  |
| H_D#19  | N9   | H_D#_19 | H_A#_22   | J20             | H_A#22  |
| H_D#20  | L6   | H_D#_20 | H_A#_23   | L17             | H_A#23  |
| H_D#21  | M5   | H_D#_21 | H_A#_24   | A17             | H_A#24  |
| H_D#22  | J3   | H_D#_22 | H_A#_25   | B17             | H_A#25  |
| H_D#23  | N2   | H_D#_23 | H_A#_26   | L16             | H_A#26  |
| H_D#24  | R1   | H_D#_24 | H_A#_27   | C21             | H_A#27  |
| H_D#25  | N5   | H_D#_25 | H_A#_28   | J17             | H_A#28  |
| H_D#26  | N6   | H_D#_26 | H_A#_29   | H20             | H_A#29  |
| H_D#27  | P13  | H_D#_27 | H_A#_30   | B18             | H_A#30  |
| H_D#28  | N8   | H_D#_28 | H_A#_31   | K17             | H_A#31  |
| H_D#29  | L7   | H_D#_29 | H_A#_32   | B20             | H_A#32  |
| H_D#30  | N10  | H_D#_30 | H_A#_33   | F21             | H_A#33  |
| H_D#31  | M3   | H_D#_31 | H_A#_34   | K21             | H_A#34  |
| H_D#32  | Y3   | H_D#_32 | H_A#_35   | L20             | H_A#35  |
| H_D#33  | AD14 | H_D#_33 | H12       | H_ADS#          | <3>     |
| H_D#34  | Y6   | H_D#_34 | B16       | H_ADSB#         | <3>     |
| H_D#35  | Y10  | H_D#_35 | G17       | H_ADSB#0        | <3>     |
| H_D#36  | Y12  | H_D#_36 | A9        | H_ADSB#1        | <3>     |
| H_D#37  | Y14  | H_D#_37 | H_BNR#    | H_BNR#          | <3>     |
| H_D#38  | Y7   | H_D#_38 | H_BPR#    | H_BPR#          | <3>     |
| H_D#39  | W2   | H_D#_39 | H_BREQ#   | H_BREQ#         | <3>     |
| H_D#40  | AA8  | H_D#_40 | E3        | H_DEFER#        | <3>     |
| H_D#41  | Y9   | H_D#_41 | B10       | H_DBSY#         | <3>     |
| H_D#42  | AA13 | H_D#_42 | HPLL_CLK  | CLK_MCH_BCLK    | <29>    |
| H_D#43  | AA9  | H_D#_43 | HPLL_CLK# | CLK_MCH_BCLK#   | <29>    |
| H_D#44  | AA11 | H_D#_44 | H_DPWR#   | H_DPWR#         | <3>     |
| H_D#45  | AD11 | H_D#_45 | J11       | H_DRDY#         | <3>     |
| H_D#46  | AD10 | H_D#_46 | F8        | H_DRDY#         | <3>     |
| H_D#47  | AD13 | H_D#_47 | H_HIT#    | H_HIT#          | <3>     |
| H_D#48  | AE12 | H_D#_48 | E12       | H_HITM#         | <3>     |
| H_D#49  | AE9  | H_D#_49 | H11       | H_LOCK#         | <3>     |
| H_D#50  | AA2  | H_D#_50 | C9        | H_LOCK#         | <3>     |
| H_D#51  | AD8  | H_D#_51 | H_TRDY#   | H_TRDY#         | <3>     |
| H_D#52  | AA3  | H_D#_52 |           |                 |         |
| H_D#53  | AD3  | H_D#_53 | H_DINV#_0 | H_DINV#0        | <3>     |
| H_D#54  | AD7  | H_D#_54 | L3        | H_DINV#1        | <3>     |
| H_D#55  | AE14 | H_D#_55 | Y13       | H_DINV#2        | <3>     |
| H_D#56  | AE3  | H_D#_56 | Y1        | H_DINV#3        | <3>     |
| H_D#57  | AC1  | H_D#_57 | L10       | H_DSTBN#0       | <3>     |
| H_D#58  | AE3  | H_D#_58 | M7        | H_DSTBN#1       | <3>     |
| H_D#59  | AC3  | H_D#_59 | AA5       | H_DSTBN#2       | <3>     |
| H_D#60  | AE11 | H_D#_60 | AE6       | H_DSTBN#3       | <3>     |
| H_D#61  | AE8  | H_D#_61 | L9        | H_DSTBP#0       | <3>     |
| H_D#62  | AG2  | H_D#_62 | M8        | H_DSTBP#1       | <3>     |
| H_D#63  | AD6  | H_D#_63 | AA6       | H_DSTBP#2       | <3>     |
|         |      |         | AE5       | H_DSTBP#3       | <3>     |
| H_SWING | C5   | H_SWING | H_REQ#_0  | B15             | H_REQ#0 |
| H_RCOMP | E3   | H_RCOMP | K13       | H_REQ#1         |         |
|         |      |         | F13       | H_REQ#2         |         |
|         |      |         | B13       | H_REQ#3         |         |
|         |      |         | B14       | H_REQ#4         |         |
|         |      |         | H_RS#_0   | B6              | H_RS#0  |
|         |      |         | H_RS#_1   | E12             | H_RS#1  |
|         |      |         | H_RS#_2   | C8              | H_RS#2  |

<3> H\_A#[35:3] H\_A#[35:3]

<3> H\_REQ#[4:0] H\_REQ#[4:0]


<3> H\_D#[63:0] H\_D#[63:0]











**CFG5 : DMI STRAP**  
**HIGH = DMI X 4 (Default)**  
**LOW = DMI X 2**

**CFG6 : Integrated TPM Host Interface**  
**HIGH = iTPM disable (Default)**  
**LOW = iTPM enable**

**CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite**  
**HIGH = With confidentiality (Default)**  
**LOW = Without confidentiality**

**CFG9 : PCIE GRAPHIC LANE**  
**HIGH = Normal Operation (Default)**  
**LOW = Reverse Lanes**

**CFG16 : FSB Dynamic ODT**  
**HIGH = Enable (Default)**  
**LOW = Disable**

**CFG10 : PCIe Loopback**  
**HIGH = Disable (Default)**  
**LOW = Enable**

**CFG [13:12] : XOR/ALL-Z**  
**00 = Reserved**  
**01 = XOR Mode Enabled**  
**10 = All-Z Mode Enabled**  
**11 = Normal Operation (Default)**

**CFG19 : DMI Lane Reversal**  
**LOW = NORMAL (default)**  
**HIGH = Reverse Lanes**

**CFG20 : SDVO/PCIE CONCURRENT MODE**  
**LOW = ONLY SDVO or PCIE is Operational (Default)**  
**HIGH = SDVO and PCIE are operating simultaneously via the PEG port**




|                               |              |                     |           |
|-------------------------------|--------------|---------------------|-----------|
| PEGATRON                      |              | Title : Cantiga-GND |           |
| PEGATRON COMPUTER INC         |              | Engineer: Zack Kuo  |           |
| Size                          | Project Name | F83Vf               | Rev       |
| Custom                        | P/N          | <OrgAddr2>          | 1.1       |
| Date: Thursday, July 16, 2009 |              | Sheet               | 15 of 100 |










|                                                                                       |                              |                           |                   |
|---------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|
|  |                              | <b>Title :</b>            |                   |
| <b>PEGATRON COMPUTER INC</b>                                                          |                              | <b>Engineer: Zack Kuo</b> |                   |
| Size<br><b>C</b>                                                                      | Project Name<br><b>F83Vf</b> | <b>&lt;OrgAddr2&gt;</b>   | Rev<br><b>1.1</b> |
|                                                                                       | P/N                          |                           |                   |
| Date: <b>Thursday, July 16, 2009</b>                                                  |                              | Sheet <b>19</b>           | of <b>100</b>     |




[ICH\_TP3, ACZ\_SDOUT]: XOR Chain Entrance Strap  
 00 = Reserved  
 01 = Enter XOR Chain  
 10 = Normal Operation (Default)  
 11 = Set PCIe Port Config Bit 1










## ICH9-M

The schematic diagram illustrates the SMBus interface circuit for the ICH9-M. It features two N-channel MOSFETs, Q2401A (UM6K1N) and Q2401B (UM6K1N), which act as level shifters. The gates of these MOSFETs are connected to a +12V supply. The drains are connected to the +3V supply through 4.7KΩ resistors (R2405 and R2406). The sources of Q2401A and Q2401B are connected to the SCL\_3A and SDA\_3A signals, respectively. The drains of Q2401A and Q2401B are connected to the SMB\_CLK\_S and SMB\_DAT\_S signals, respectively. The SMB\_CLK\_S and SMB\_DAT\_S signals are also connected to the +3V supply through 4.7KΩ resistors (R2405 and R2406). The +3V supply is connected to the +12V supply through a 4.7KΩ resistor (R2405). The +12V supply is connected to the +3V supply through a 4.7KΩ resistor (R2406).














### Latched Input Select

- | 0 : Pin 17/18 = LCD\_SSCG
- | 1 : Pin 17/18 = PCIe\_L0

- 0 : Pin 43/44 = SRC CLK
- 1 : Pin 43/44 = CPU\_ITP CLK

```
0 : Pin 14/15 = PCIe_L9
    Pin 17/18 = 27FIX/27SS
1 : Pin 14/15 = DOT_96MHz
    Pin 17/18 = LCD_SSCG/PCIe_L0
```

- 0 : Pin 40/41 = PCIe\_L7
- 1 : Pin 40/41 = PEREQ#

**PEREQ1**

**PEREQ2#:**

PEREQ3# : PCIEX2/4  
PEREQ4# : PCIEX3/5/7

**For 364 Over-clocking**









| BCLK | FSB  | BSEL2 | BSEL1 | BSEL0 |
|------|------|-------|-------|-------|
| 166  | 667  | 0     | 1     | 1     |
| 200  | 800  | 0     | 1     | 0     |
| 266  | 1067 | 0     | 0     | 0     |


Reserved for R1.0 Debug

PEGATRON Title : CLK\_ICS9LPR363

|                       |                         |            |           |
|-----------------------|-------------------------|------------|-----------|
| PEGATRON COMPUTER INC |                         | Engineer:  | Zack Kuo  |
| Size                  | Project Name            | F83Vf      | Re        |
| Custom                | P/N                     | <OrgAddr2> | 1.1       |
| Date:                 | Thursday, July 16, 2009 | Sheet      | 29 of 100 |


























LAN / MODEM PORT
















0394 for card reader chip via

## CARD READER CONNECTOR




## For AU6433-GEF



0394 for card reader chip via

48MHZ can provide by Clock GEN.  
logic 1 or open on pad1->oscillator output




CTRL0->SDCLK/XDALE/MSBS  
CTRL1->SDWP/XDCLE/MSCLK  
CTRL2->SDCMD/XDRBN  
CTRL3->SDCDN/XDWRN  
CTRL4->XDRDN/MSINS  
  
XDCDN->XDCDN  
XDCEN->XDCEN  
SDDATA2->SDDATA2/xD CIS check is disable  
XDWPEN->XDWPEN  
  
ADDA1->SDDATA1  
DATA0->SDDATA0/XDDATA0/MSDATA0  
DATA1->XDDATA1/MSDATA1  
DATA2->XDDATA2/MSDATA2  
DATA3->SDDATA3/XDDATA3/MSDATA3  
DATA4->SDDATA4/XDDATA4/MSDATA4  
DATA5->SDDATA5/XDDATA5/MSDATA5  
DATA6->SDDATA6/XDDATA6/MSDATA6  
DATA7->SDDATA7/XDDATA7/MSDATA7

AU6433 GEF /GLF colay.

Option 1:AU6433-GEF  
If use GEF package need:

unmount-> R4016, R4018  
mount->R4017, R4020, R4022, R4025, Q4001, Q4002.


Option 2:AU6433-GLF  
If use GLF package need:  
unmount->  
R4017, R4020, R4022, R4025, Q4001, Q4002.  
mount->R4016, R4018










# For NewCard Debug Card




# LPC Debug Port



[illegible]

LCD\_BACKOFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.






The schematic diagram illustrates the electrical connections for the LCD module, specifically the SL4502 RO603 display. The display is shown as a central component with various pins labeled on its left and right sides. The connections are as follows:

- Power and Ground:**
  - +3V:** Connected to the display's VDD and VDD2 pins. A 100PF/50V capacitor (C4511) is connected between +3V and GND.
  - +5V:** Connected to the display's VDD3 pin. A 100PF/50V capacitor (C4518) is connected between +5V and GND.
  - GND:** Multiple ground connections are shown, including GND1, GND2, GND3, GND4, GND5, GND6, GND7, GND8, GND9, GND10, GND11, GND12, GND13, GND14, GND15, GND16, GND17, GND18, GND19, GND20, GND21, GND22, GND23, GND24, GND25, GND26, GND27, GND28, GND29, GND30, GND31, GND32, GND33, GND34, GND35, GND36, GND37, GND38, GND39, GND40, GND41, GND42, GND43, GND44, GND45, GND46, GND47, GND48, GND49, GND50, GND51, GND52, GND53, GND54, GND55, GND56, GND57, GND58, GND59, GND60, GND61, GND62, GND63, GND64, GND65, GND66, GND67, GND68, GND69, GND70, GND71, GND72, GND73, GND74, GND75, GND76, GND77, GND78, GND79, GND80, GND81, GND82, GND83, GND84, GND85, GND86, GND87, GND88, GND89, GND90, GND91, GND92, GND93, GND94, GND95, GND96, GND97, GND98, GND99, GND100.
- Signal Connections:**
  - LVDS\_L0N, LVDS\_L1P, LVDS\_L2N, LVDS\_L0P, LVDS\_L1N, LVDS\_L2P, LVDS\_L0N, LVDS\_L1P, LVDS\_L2N, LVDS\_L0P, LVDS\_L1N, LVDS\_L2P:** These signals are connected to the display's LVDS pins. A 1200nm/100MHz signal is shown between the display and the system.
  - EDID\_CLK, EDID\_DAT:** These signals are connected to the display's EDID pins. A 1200nm/100MHz signal is shown between the display and the system.
  - BL\_EN\_CON, BL\_PWM\_CON:** These signals are connected to the display's BL pins. A 1200nm/100MHz signal is shown between the display and the system.
  - USBP4, USBP3:** These signals are connected to the display's USB pins. A 1200nm/100MHz signal is shown between the display and the system.
  - AC\_BAT\_SYS:** This signal is connected to the display's AC\_BAT\_SYS pin. A 1200nm/100MHz signal is shown between the display and the system.
  - WTOB\_CON\_40P:** This signal is connected to the display's WTOB\_CON\_40P pin. A 1200nm/100MHz signal is shown between the display and the system.
  - P/N: 12G171010405:** This is the part number of the display.
- Capacitors and Resistors:**
  - C4501:** 100PF/50V capacitor connected between +3V and GND.
  - C4509:** 100PF/50V capacitor connected between +3V and GND.
  - C4511:** 100PF/50V capacitor connected between +3V and GND.
  - C4515:** 100PF/50V capacitor connected between +3V and GND.
  - C4516:** 100PF/50V capacitor connected between +3V and GND.
  - C4517:** 100PF/50V capacitor connected between +3V and GND.
  - C4518:** 100PF/50V capacitor connected between +5V and GND.
  - R4504:** 1200nm/100MHz resistor connected between the display and the system.
  - R4505:** 1200nm/100MHz resistor connected between the display and the system.

**Cable Requirement:**  
**Impedance: 100 ohm +/- 10%**  
**Length Mismatch <= 10 mils**  
**Twisted Pair(Not Ribbon)**  
**Maximum Length <= 16"**



PLACE ESD Diodes near connector






# HDMI

near the HDMI connector



Reference should be +5VS, but ALL answer that +3VS is fine. As long as it can turn the MOSFET on.




HDMI CON.


Note: 1. L1805, L1806, L1807: For EMI. (default=0 ohm)  
 2. DDC\_CLK\_HDMI, DDC\_DATA\_HDMI: +5V tolerant





CPU Thermal Sensor



PWM Fan






## SATA HDD con.



## SATA CD-ROM con.

P/N:12G15100013J








USB

USB



USB  
(back)



+3VAUX\_GOLAN: +3.003V ~ +3.597V  
Max= 1100 mA  
+1.5VS: +1.425V ~ +1.575V  
Max= 375 mA










### PWR LED

### For BATTERY LED

### WireLess LED




### BT LED




### SATA LED

### Num Lock

### Cap. Lock













|                               |              |                        |           |
|-------------------------------|--------------|------------------------|-----------|
| PEGATRON                      |              | Title : Connector, LED |           |
| PEGATRON COMPUTER INC         |              | Engineer: Zack Kuo     |           |
| Size                          | Project Name | F83Vf                  | Rev       |
| C                             | PIN          | <OrgAddr2>             | 1.1       |
| Date: Thursday, July 16, 2009 |              | Sheet                  | 59 of 100 |




For Intel Wireless  
CoExistence System



BT/WLAN SW

















|                               |              |                        |           |
|-------------------------------|--------------|------------------------|-----------|
| PEGATRON                      |              | Title : Connector, LED |           |
| PEGATRON COMPUTER INC         |              | Engineer: Zack Kuo     |           |
| Size                          | Project Name | F83Vf                  | Rev       |
| C                             | PIN          | <OrgAddr2>             | 1.1       |
| Date: Thursday, July 16, 2009 |              | Sheet                  | 64 of 100 |









R1.1

2009/06/30

- 1. Set DDR3 VREF to 0.75V LDO output.
- 2. Change Card Reader to AU643D53-GLF.
- 3. Change LAN to Atheros AR6132.
- 4. Change Transformer to 10/100 TAIMAG HA003
- 5. Change ClockGen to ICS9LPR363.
- 6. Remove ClockGen 3362 circuits.
- 7. Unstuff Finger Printer Connector.
- 8.



U7001A

PEX\_IOVDD1 AK16

PEX\_IOVDD2 AK17

PEX\_IOVDD3 AK21

PEX\_IOVDD4 AK24

PEX\_IOVDD5 AK27

PEX\_IOVDDQ1 AG11

PEX\_IOVDDQ2 AG12

PEX\_IOVDDQ12 AG13

PEX\_IOVDDQ19 AG15

PEX\_IOVDDQ20 AG16

PEX\_IOVDDQ21 AG17

PEX\_IOVDDQ22 AG18

PEX\_IOVDDQ23 AG22

PEX\_IOVDDQ24 AG23

PEX\_IOVDDQ25 AG24

PEX\_IOVDDQ2 AG24

PEX\_IOVDDQ3 AG25

PEX\_IOVDDQ4 AG26

PEX\_IOVDDQ5 AJ14

PEX\_IOVDDQ6 AJ15

PEX\_IOVDDQ7 AJ19

PEX\_IOVDDQ8 AJ21

PEX\_IOVDDQ9 AJ22

PEX\_IOVDDQ10 AJ24

PEX\_IOVDDQ11 AJ25

PEX\_IOVDDQ12 AJ27

PEX\_IOVDDQ13 AK18

PEX\_IOVDDQ14 AK20

PEX\_IOVDDQ15 AK23

PEX\_IOVDDQ16 AK26

PEX\_IOVDDQ17 AL16

PEX\_IOVDDQ18 AL16

NC29 A2

NC40 AB7

NC41 AD6

NC42 AF6

NC44 AG6

NC43 AJ5

NC45 AK5

NC46 AL7

NC47 D35

NC30 E35

NC31 E7

NC32 F7

NC33 H32

NC34 M7

NC35 P6

NC36 R7

NC37 U7

NC38 V6

VDD33\_1 J10

VDD33\_2 J11

VDD33\_3 J12

VDD33\_4 J13

VDD33\_5 J9

VDD\_SENSE AD20

GND\_SENSE AD19

NVDD\_SENSE <85>

ROBOTIC

PEX\_PLLVDD AG14

PEX\_PLLVDD

NC48 AG19

NC49 AG29




PEX\_TERM AG21

PEX\_TERM R7003 1 2 2.49KOhm

1%

TESTMODE AP35


R7004 1 2 10KOhm






change 4.7uF to 1uF  
C5001, C5005, C5015


## CRT



(180 mA)




(130 mA)






XTAL\_IN, XTAL\_OUT  
3.3V tolerance




correspondent BGA balls must be  
12mils and 16 mil wide  
near GPU




EXTERNAL SPREAD SPECTRUM  
Address: 0xD4H













$IMON = Gm(IMON) * [ (Vcsp1 - Vcsn1) + (Vcsp2 - Vcsn2) ]$   
 $RIMON = 0.9V / [ IMAX * Rsense(MIN) * Gm(IMON\_MIN) ]$   
 $Gm(IMON) = 2.4mS$  ,  $Gm(IMON\_MIN) = 2.36mS$





SKIP:  
GND : DEM operation;  
REF : Ultrasonic Mode operation;  
VCC : PWM operation.

TON: (5V/3.3V)  
VCC: (200kHz/250kHz)  
REF: (300kHz/375kHz)  
GND: (400kHz/500kHz)

VENLDO:  
Rising Edge:Max:2V;Typ:1.6V;Min:1.2V  
Falling Edge:Max:1.06V;Typ:1V;Min:0.94V



2009/07/02




TOTAL COUNT : 38 PCS

<Variant Name>

|                                                                                       |                            |                      |            |
|---------------------------------------------------------------------------------------|----------------------------|----------------------|------------|
|  |                            | Title : POWER_SYSTEM |            |
| <OrgName>                                                                             |                            | Engineer: Anysc      |            |
| Size<br>Custom                                                                        | Project Name<br><b>F83</b> |                      | Rev<br>1.0 |
| Date: Thursday, July 16, 2009                                                         |                            | Sheet                | 81 of 94   |



















<Variant Name>



Title :*NIA*

<OrgName> Engineer: *Anysc*


|        |              |     |
|--------|--------------|-----|
| Size   | Project Name | Rev |
| Custom | <b>F83</b>   | 1.0 |

Date: *Thursday, July 16, 2009* Sheet *89* of *94*

BATTERY IN DETECT

2009/07/08  
delete batt detect






SUSB#\_PWR POWER

SUSC#\_STAGE POWER

|                                                                                       |              |                          |     |
|---------------------------------------------------------------------------------------|--------------|--------------------------|-----|
| <Variant Name>                                                                        |              |                          |     |
|  |              | Title :POWER_LOAD SWITCH |     |
| <OrgName>                                                                             |              | Engineer: Anysc          |     |
| Size                                                                                  | Project Name |                          | Rev |
| Custom                                                                                | F83          |                          | 1.0 |
| Date: Thursday, July 16, 2009                                                         |              | Sheet 91 of 94           |     |

POWER GOOD DETECTOR



OP1 : unmount U9200 , R9112  
mount D9202 , SL9201 , SL9202

OP2 : unmount D9202 , SL9201 , SL9202  
mount U9200 , R9112

## FOR POWER TEST


+3VA ○ → +3VA <20,22,30,45,57,60,81>  
+3VSUS ○ → +3VSUS <20,21,22,23,24,30,33,37,45,53,56,91,92>  
+5VSUS ○ → +5VSUS <23,56,81>  
+12VSUS ○ → +12VSUS <24,81,91>

+5VO ○ → +5VO <81,82,83,84,85,91>  
+3VO ○ → +3VO <81,91>  
+1.05VO ○ → +1.05VO <82>  
+1.5VO ○ → +1.5VO <83,91>  
+0.75VO ○ → +0.75VO <83>  
+1.8VO ○ → +1.8VO <84>  
+1.1VO ○ → +1.1VO <83>  
+VGA\_VCORE\_O ○ → +VGA\_VCORE\_O <85>

+3V ○ → +3V <21,33,41,44,53,57,61,63,91>  
+5V ○ → +5V <9,31,44,45,52,57,91>  
+12V ○ → +12V <37,91>  
+1.5V ○ → +1.5V <7,8,9,11,13,14,57,83>


+3VS ○ → +3VS <3,7,8,11,14,15,22,23,24,29,30,32,36,40,41,44,45,46,48,50,51,53,56,57,70,72,74,80,91,92>  
+12VS ○ → +12VS <24,40,45,48,57,91>  
+5VS ○ → +5VS <23,31,36,46,48,50,51,56,57,80,91>  
+1.8VS ○ → +1.8VS <57,73,76,77,84>  
+1.5VS ○ → +1.5VS <4,14,23,41,53,57,91>  
+VCCP ○ → +VCCP <3,4,5,10,11,13,14,20,23,29,57,82>  
+0.75V ○ → +0.75V <7,8,11,83>  
+1.1VS ○ → +1.1VS <57,70,72,73,76,77,83>  
+VGA\_VCORE ○ → +VGA\_VCORE <75,85>  
+VCORE ○ → +VCORE <4,5,80>

AC\_BAT\_SYS ○ → AC\_BAT\_SYS <45,80,81,82,83,84,85,88,91>  
BAT ○ → BAT <88>  
BAT\_CON ○ → BAT\_CON <60,88>



<Variant Name>

|                                                                                       |                            |                      |            |
|---------------------------------------------------------------------------------------|----------------------------|----------------------|------------|
|  |                            | Title : POWER_SIGNAL |            |
| <OrgName>                                                                             |                            | Engineer: Anysc      |            |
| Size<br>Custom                                                                        | Project Name<br><b>F83</b> |                      | Rev<br>1.0 |
| Date: Thursday, July 16, 2009                                                         |                            | Sheet 93 of 94       |            |



VR\_VID0-VR\_VID6, H\_DPRSTP#,  
MCH\_OK, PM\_DPRSLPVR, PM\_PSI#,  
VCCSENSE, VSSSENSE, STP\_CPU#



