

DQDN15 AMD QUEEN M12

Muxless /UMA Schematics Document

AMD LIANO APU FS1

AMD GPU Seymour XT

FCH HUDSON M3

PCB 10246-1

2011-05-28


REV : A00

DY :None Installed
UMA_PX:UMA and Muxless platform installed
DIS_PX:DIS and Muxless platform installed
PX:Muxless platform installed
FCH_UMA_PX:UMA_PX CRT FCH output
Whistler: For 8 X Vram
DN15: For DN15

DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cover Page			
Size Custom	Document Number DQDN15 AMD QUEEN M12		Rev X00
Date: Friday, May 27, 2011		Sheet 1 of	104

Project code : 91.4IE01.001
Part Number : 48.4IE04.0SA DQDN15 QUEEN AMD M12 UMA/Muxless DIS 15'
PCB P/N : 10246-SB
Revision : SB



CHARGER		40
BQ24745		
INPUTS	OUTPUTS	
AD+ BT+	DCBATOUT	
SYSTEM DC/DC		
TPS51123		41
INPUTS	OUTPUTS	
DCBATOUT	3D3V AUX S5	
	5V AUX S5	
	5V S5	
	3D3V S5	
APU Core/NB Power		
15L6267/HR12-7		42, 43
INPUTS	OUTPUTS	
DCBATOUT	APU VDD	
	APU VDDNB	
DRIRII SUS		
TPSS1116RGER		44
INPUTS	OUTPUTS	
DCBATOUT	1D5V S3	
DRIRII VTT		
TPSS1116RGER		44
INPUTS	OUTPUTS	
DCBATOUT	0D75V S0	
APU VDDR/VDDP		
RTS209		46
INPUTS	OUTPUTS	
DCBATOUT	1D2V S0	
AMD FCH Core Power		
RTS209		46
INPUTS	OUTPUTS	
DCBATOUT	1D1V S5	
AMD GPU Core		
RTS208B		52
INPUTS	OUTPUTS	
DCBATOUT	VGA CORE PWR	
PCB LAYER		
L1: Top		
L2: VCC		
L3: Signal		
L4: Signal		
L5: GND		
L6: Bottom		

DO15 AND DIS SAMSUNG TV

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram

Size	Document Number	Rev
Custom	QUEEN AMD Muxless/UMA	X0
Date: Thursday, May 26, 2011	Sheet 2 of	104

Strapping

No Fusion Config, Strap Not needed, but reserve

REQUIRED SYSTEM STRAPS

	EC_PWM2 PCH GPIO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM	Allow PCI GEN2 DEFAULT	SS_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM DEFAULT	Force PCI GEN1	SS_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

USB Table

USB	
Pair	Device
0	USB Debug Port / CRT USB 2.0
1	Mini Card (WLAN)
2	Fingerprint
3	WWAN
4	Bluetooth
5	Touch Panel
6	eSATA/USB Charger
7	CCD Camera
8	New Card
9	CardReader
10	USB 3.0 port 1
11	USB 3.0 port 2
12	USB 3.0 port 3
13	USB 3.0 port 4


PCIe Routing

	APU
LANE0	LAN
LANE1	WWAN
LANE2	WLAN
LANE3	CardReader

	FCH
LANE0	
LANE1	Express Card
LANE2	
LANE3	


DQ15 AMD DE SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.	
		Title Table of Content	
Size A3	Document Number	Rev	
QUEEN AMD Muxless/UMA		X00	
Date: Thursday, May 28, 2011	Sheet 3	of 104	






QOIS AMD DIS SAMSUNG TI

			Wistron Corporation 21F, 8th Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.	
APU Power(4/5)			Rev X00	
Doc Date Title	Document Number QUEEN AMD Muxless/UMA		Rev 1.0	
Date: Thursday, May 26, 2011			Sheet 7 of 101	



DQ15 AMD DIS SAMSUNG TI

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.		APU VSS(5/5)	
		File Doc #3	Document Number QUEEN AMD Muxless/UMA00
Date: Thursday, May 26, 2011		Sheet 8 of 104	Rev



DD15 AMD DUE SAMUNG T1

		Wistron Corporation 2/F, 28, Sec. 1, Hsin-Tai Rd., Taipei, R.O.C.	
No.		Reserved	
Part		Document Number	
		QUEEN AMD Muxless/UMA100	
Date: November, May 25, 2011		Rev: 18	



DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 11 of 104	
QUEEN AMD Muxless/UMA00			



DQ15 AMD DIS SAMSUNG TI


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichin, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 12 of 104	
		QUEEN AMD Muxless/UMA00	



DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 13 of 104	
		QUEEN AMD Muxless/UMA00	


SSID = MEMORY



Intel HR channel A & B RST tied together/
AMD have to separate channel A & B




0628: Reserve Cap




0914: DIMM1 Change To 62.10017.N1

SODIMM A DECOUPLING Layout Note: Place these Caps near SODIMM.



0117: Brazo S3 Issue, Sabine Reserve Only



Intel HR DM tied to GND
AMD still following previous design

1213 Modify: Remove Dimm Thermal Function




DDR3 AMD D5 SMDLUNG T1

SSDI = MEMORY

SO-DIMM is placed farther from the Processor than SO-DIMMA

G117: Bzero E3 Issue, Kabjane Reserve Only




Intel HR DM tied to GND
AMD still following previous design



Intel HR B channel address is 01
AMD B channel address is 10

SODIMM B DECOUPLING Layout Note: Place these Caps near SO-DIMM.



DDR3 AND DR5 SAMUNG T1

Wistron Corporation
2017. All Rights Reserved. All Rights Reserved.
Target Market: Dell, Taiwan, R.O.C.

Part: **DDR3-SODIMM2**

Doc: Document for **QUEEN AND Muxless/UMA**

Date: November, Mar 28, 2017

Rev: **1.0**

Page: **10**

0914: DIMM2 Change To 62.10017.N91

0528: Reserve Cap

H = 8mm

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

A3

Document Number


QUEEN AMD Muxless/UMA

Rev


X00

Date: Thursday, May 26, 2011

Sheet 16 of 104





Remove PCIE2_RST, Did Not Use FCH GPIO





Confirm with SW, RSMRST# from KBC is push-pull.
It can be driven high by SW.




- **Travis_ENG:** Base on AMD suggestion, use the GPIO66 same the CRB first.
If it work normally, ask BIOS to re-program to GPIO55 to double verify.




0721: Reserve PM_PWRBTN# If KBC Change To OD




 Checklist suggestion: Don't stuff for default




Integrated PU is not supported when the pin is configured for USB over current function.

1213 Modify: Remove Dimm Thermal Function
1214 Add PCIE2_RST For EXPRESS CARD FCH GPIO



0716: From KBC 27 PCH_WAKE# | >>



0909: Un-Stuff (DY) For Leakage Issue, Follow DQ15 Int



Function	Net Name	Integrated Resistor	External Resistor
GA20IN	H_A20GATE	8.2k Pull-up	10k Pull 3.3, 5.0 [DY]
KBR57E	H_RCIN#	8.2k Pull-up	10k Pull 3.3, 5.0 [DY]
PHYE#	EC_SW#	10k Pull-up	10k Pull 3.3, 5.0 [DY]
THRPTPRF#	H_THERMTRIP#	10k Pull-up	10k Pull 3.3, 5.5 [DY]
PCIE_RST2#	RCH_PCIE_RST#	10k Pull-up	
Genent5	MEM_Hot#	10k Pull-up	
Genent5	EC_SW#	10k Pull-up	10k Pull 3.3, 5.5 [DY]
WAKE#	PCIE_WAKE#	10k Pull-up	10k Pull 3.3, 5.5 [DY]
USB_OC0#	USB_OC0#	10k Pull-up	
USB_OC1#	USB_OC1#	10k Pull-up	
USB_OC2#	USB_OC2#	10k Pull-up	
Genent15#	SATA_ODD_PSRNT#	10k Pull-up	
Genent15#	ODD_DA	10k Pull-up	
USB_OC5#	USB_OC5#	10k Pull-up	
Genent17#	EC_SW#	10k Pull-up	10k Pull 3.3, 5.0 [DY]
USB_OC7#	USB_OC7#	10k Pull-up	
LPC_SMI#	EC_SMI#	8.2k Pull-up	10k Pull 3.3, 5.5 [DY]
GPIO35	SATA_ODD_DA#	8.2k Pull-up	
SERIRQ	INT_SERIRQ	8.2k Pull-up	10k Pull 3.3, 5.0 [DY]
CLK_REQ0	CLK_PCIE_NEW_REQ#	8.2k Pull-up	
CLK_REQ1	CLK_PCIE_WLAN_REQ#	8.2k Pull-up	
CLK_REQ2	CLK_PCIE_WWAN_REQ#	8.2k Pull-up	
CLK_REQ3	PCIE_CLK_LAN_RQ1#	8.2k Pull-up	
CLK_REQ0	PEG_CLKREQ#	8.2k Pull-up	



	DQ15 AMD D15 SAMSUNG Y1
--	-------------------------

Pari	USB Device
0	USB Debug port
1	Mini Card1 (WLAN)
2	Fingerprint
3	Mini Card2 (WWAN)
4	Bluetooth
5	Touch Panel / 3G SIM Card
6	E-SATA / USB CHARGER
7	CCD
8	New Card
9	Card Reader
10	USB 2.0 & 3.0 Ext. port 1
11	USB 2.0 & 3.0 Ext. port 2
12	USB 2.0 & 3.0 Ext. port 3
13	USB 2.0 & 3.0 Ext. port 4



1214: Add Express Card For DN15

1214: Add FP For DN15

C_EN & COLOR_ENGINE


1st SATA HDD
SATA ODD
eSATA

0630: Place Cap Near Connector




[Checklist]:
Integrated Clock Mode, left unconnected


support ODD Zero power



If not used HWM or GPIO, PD 10k



FCH1B




71.HUDM2.M01

VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

0916: Remove SPI Signal Connect To FCH

[VRAM_SIZE1:VRAM_SIZE2]
LL=512M / HL=1G / LH=2G



For PX use only.

1213 Modify: Remove Dimm Thermal Function
Pop R1914 If function Not used.

DQ15 AND DIS SAMSUNG T1




Reserved			
Size	Document Number	QUEEN AMD Muxless/UMA	Rev
			X00
Date	Thursday, May 26, 2011	Sheet	19 of 104

SSID = S.B

REQUIRED STRAPS

CRB: PU to 3.3V_AUX_S5
Checklist: PU to 3.3V_S5
Confrim with AMD, follow CRB suggestion



REQUIRED SYSTEM STRAPS


Use this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

No Fusion Config, Strap Not needed, but reserve

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

DEBUG STRAPS




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI_AD[27:23]

DQ15 AMD DIS SAMSUNG T1

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.			
Title SB820M_STRAPPING_(5/5)			
Size A3	Document Number QUEEN AMD Muxless/UMA	Rev X00	
Date: Thursday, Mar 28, 2011	Sheet 21	of	104



71.HUDM2.M01

DQ15 AMD DIS SAMSUNG TI

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neuchin, Taipei Hsien 221, Taiwan, R.O.C.		Reserved	
		QUEEN AMD Muxless/UMA00	
File			
Size	Document Number	Rev	
A3			
Date:	Thursday, May 26, 2011	Sheet	22 of 104



DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		Reserved	
Size A3	Document Number	Rev	QUEEN AMD Muxless/UMA00
Date: Thursday, May 26, 2011		Sheet	23 of 104



DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 24 of 104	
QUEEN AMD Muxless/UMA00			



DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		Reserved	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		QUEEN AMD Muxless/UMA00	
Sheet 29		of 104	



DQ15 AMD DIS SAMSUNG TI


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 26 of 104	
		QUEEN AMD Muxless/UMA00	

SSID = KBC

0107: Change R2724 & R2726 from 5 % To 1 % Resistor tolerance.


PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.40V
-I	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V

0107: POP C2718, R2739, Change To Voltage Divider
 ** BOM Control For R2710 Value.
 Default R2710 10K = DQ15_UMA - - - -



6702 Modify:
Default un-stuff R2722(internal PL in KBC


Model (see Figure 107)	PULL-UP RESISTOR	PULL-DOWN RESISTOR	V _{CE}
DQ15_CU1A	100kΩ	100kΩ (0.100E+06)	2.49V
DQ15_X3Y	100kΩ	20.5kΩ (0.0205E+06)	2.53V
DQ15_N7B0A	100kΩ	33.0kΩ	2.48V
DQ15_CU1A	100kΩ	47.8kΩ (0.0478E+06)	2.24V
DQ15_X1Y	100kΩ	64.9kΩ (0.0649E+06)	2.20V
Reserved	100kΩ	76.3kΩ	1.83V
Reserved	100kΩ	100kΩ	1.82V
DQ15_CU1A	100kΩ	143.0kΩ	1.35V
DQ15_X1Y	100kΩ	174.0kΩ	1.26V
DQ15_Vcc10A	100kΩ	213.0kΩ	1.04V




1122 Modify:
ADJ/ADJ_VGA power source change to 30V_V_DAC_50
from 30V_V_50 to solve T8 shut down issue.
1122 Modify:
Co-ley 30V_V_DAC_50 & 30V_V_50 in Case LEO is Not Used
0112: Remove R2011 ADJ 30V_V_AUX_KBC Pull High



Layout notice 1
Both GND and VDD routing 10 mil
trace width and 10 mil spacing.



2. System Sensor, Put on palm rest




Note:
The original 0.1uF capacitor for P2806A1 design must be REMOVED on the ADJ pin of P2806B0




ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RAD1 (KΩ)	RAD2 (KΩ)	VADJ (V)	QZT Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

RSET = 0.0012T 2 — 0.9308T + 96.147
T=87 ; RSET=24.25ohm



1027 Modify: Add Extra T8 In case P2806 Don't Work Properly
1122 Modify: Add R2029 0 Ohm To GND. DY R2028 Change Power
off to 30V_V_50. Change R2030 Power Pull From 30V_V_50 To 30V_V_DAC_50.
Change R2001 Resistor Value From 18K to 24.3K.
0115: Use P2806B0 As Pure Hardware Shutdown. DY R2026, Pop R2006



1122 Modify: ADJ R2006



1215 Modify: Remove Dimm Thermal Function



0107: Remove VGA P2806, SW Does Not Use

Fan controller P2793



For linear FAN

Layout: 10 mil

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

74.00991.031

AUDIO OP AMPLIFIER

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Size
A3

Document Number
QUEEN AMD Muxless/UMAX00


Rev
104

AMP

Date: Thursday, Mar 26, 2011

Sheet 30 of 104

DG15 M12 In Daughter BD




DQ15 AMD D15 SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOM			
Size A3	Document Number QUEEN AMD Muxless/UMA		Rev X00
Date: Thursday, May 28, 2011	Sheet 31 of		104

SSID = SDIO

48MHz clock input trace of characteristic impedance (Zo) must be 50 ±15%!




The maximum range of the PMOS output current

1. xD-Picture Card: 250mA
2. SD/MMC Card: 250mA
3. MS/MSPRO/Duo-HG: 250mA

The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout with differential characteristic impedance (Z_{diff}) is $90\Omega \pm 10\%$

POWER TRACE

- 1.RT55138: pin 4 (3V3_IN) trace fixed width is 30 mils (minimum).
- 2.RT55138: pin 5 (CARD_3V3) trace fixed width is 30 mils (minimum).
- 3.RT55138: pin 6 (V18) trace fixed width is 12 mils (minimum).
Keep the trace routing lengths as short as possible.
- 4.RT55138: pin 1 (RREF) trace fixed width is 12 mils (minimum).
- 5.RT55138: pin 1 (RREF) trace must far away 48MHz clock trace.
- 6.De-coupling and Bulk capacitor should place near to RT5138 chip and Combo Socket.
- 7.It is recommended that use of ferrites bead on power trace.
- 8.Via size: Pad>=32 mils, Finished hole>=16 mils.



0103 Modify:
AMD Spec Update To reserve 6.8P Cap If Trace < 10 Inch

0118 Modify:
Change TR3201 To 69.10118.001 due to layout limitation

DQ15 AMD DIS SAMSUNG TI





DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		<i>Reserved</i>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 33 of 104	
QUEEN AMD Muxless/UMA00			

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
--	---

Size
A3

Document Number

Reserved

Rev

QUEEN AMD Muxless/UMA⁰⁰

Date: Thursday, May 26, 2011 Sheet 34 of 104

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

A3

Document Number

QUEEN AMD Muxless/UMA


Rev

X00


Date: Thursday, May 26, 2011

Sheet 35 of 104


ROSA Run Power



Power Sequence



DD15-AMD-D5-SAMUNG-T1



DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Main Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Power Plane Enable	
Size	Document Number		Rev
A3	QUEEN AMD Muxless/UMA		X00
Date: Thursday, May 26, 2011	Sheet	37	of 104

Move To CRT BD

DO15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 3B, Sec.1, Hsin Tai Wu Rd., Hsinshu,
Taipai Hsien 221, Taiwan, R.O.C.

File

DCIN JACK

Size Document Number

Customer


QUEEN AMD Muxless/UM100

Date: Thursday, May 26, 2011

Sheet 38 of 104


SSID = BATT CONN

0916: Change Charger IC, Remove BATT_SENSE



For actual location, need to be swap all pin

Close to Batt Connector




DQ15 AMD DIS SAMSUNG TI

DELL		Wistron Corporation	
		21F, 88, Sec 1, Han Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		BATT CONN	
Size	Document Number	Rev	
A3	QUEEN AMD Muxless/UMA	X00	
Date	Thursday, Mar 28, 2011	Sheet	39 of 104

SSID = Charger

EE need pull high and net name
0802 Rename H_PROCHOT#



EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1


0120 Modify


DQ15 AMD DIS SAMSUNG TI


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

BQ24707RGRRG4


Size	Document Number	Rev
Custom	QUEEN AMD Muxless/UMA	X00
Date:	Friday, May 27, 2011	Sheet 40 of 104









```
SSID = PWR.Plane.Regulator_1p5v0p75v
```



I/P cap: 10U 25V K05 X5R/ 78.10622.51L
Inductor: 1.5uH PCMC1047-1R5MH Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 560U 2.5V MP2VL50MOC5R7 16mOhm 3.5Arms 77.55671.00L
O/P cap: 220U 2V EEFCX02D21R 15mohm 2.7Arms Panasonic/79.22719.20L
H/S: RJK03B9DPA / 10.9mohm/15.1mOhm/4.5Vgs/ 84.00389..B37
L/S: RJK03B9DPA / 4.6mohm/5.6mOhm/4.5Vgs/ 84.00034.A37

Intel Sequence, Remove

Add For Sequence



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE		
PR4406	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

DQ15 AMD DIS SAMSUNG TI


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS51216 1D5V S3			
Size	Document Number	Rev	
Custom	QUEEN AMD Muxless/UMA	X00	
Date:	Friday, May 27, 2011	Sheet	44 of 104


DDR3 AMD DIS SAMUNG T1

		Wistron Corporation 237, 28, Sec. 1, Hsin-Tai Rd, Hsinchu, Taiwan, R.O.C.	
Rev		C	
Title		VDDR & VDDP	
Alt		Document Number	
Date		Thursday, May 26, 2011	
Rev		B001 - 06 - 01 - 04	
Title		QUEEN AMD Muxless UM A X100	

SSID = PWR.Plane.Regulator_1DIV_S5



$$V_{out} = 0.704V * (R1 + R2) / R2$$



$$V_{out} = 0.704V * (R1 + R2) / R2$$

DOCS AMD DES SAMUNG TI

DDIS AND DSI SAMUNG T1

DELL **Wistron Corporation**
23F, 8th, Sec. 1, Hsin-Tai Rd, Hsin-Tai, Taiwan,
Taiwan 10601, Taiwan, R.O.C.


File **Reserved**

At Document Number **QUEEN AMD Muxless/UMAX00**

Date: Thursday, May 20, 2010 Time: 02:02 PM

SSID = PWR.Plane.Regulator_2p5v VGA 1V

G9661 for 2D5V_S0



DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

2D5V S0

Size
A4

Document Number

Re

QUEEN AMD Muxless/UMA⁰⁰





Date: Thursday, May 26, 2011

Sheet 48 of 10

SSID = VIDEO


0909 X01 Modify:
Change LCD1 to 20.F1816.030 for 30pin
Re-assign LCD1 pin define base on Roy updated
cable pin define list.
0921Modify:
Change BLON_OUT_C to pin 15 and pin 4
to NC on LCD1.

LVDS CONNECTOR




(MB Pin Define)	
MB CONN. (WIRE)	
Pin 1	DCBATOUT_LCD
Pin 2	DCBATOUT_LCD
Pin 3	DCBATOUT_LCD
Pin 4	BLON_OUT_C
Pin 5	LCD_BRIGHTNESS
Pin 6	3D3V_CAMERA_S0
Pin 7	USB_CAMERA#
Pin 8	USB_CAMERA
Pin 9	GND
Pin 10	GND
Pin 11	AUD_DMIC_CLK
Pin 12	AUD_DMIC_IN0
Pin 13	LVDSA_CLK
Pin 14	LVDSA_CLK#
Pin 15	LCD_DET_G
Pin 16	LVDSA_DATA2
Pin 17	LVDSA_DATA2#
Pin 18	GND
Pin 19	LVDSA_DATA1
Pin 20	LVDSA_DATA1#
Pin 21	GND
Pin 22	LVDSA_DATA0
Pin 23	LVDSA_DATA0#
Pin 24	LVDS_DDC_DATA_R
Pin 25	LVDS_DDC_CLK_R
Pin 26	LCD_TST_C
Pin 27	3D3V_S0
Pin 28	LCDVDD
Pin 29	LCDVDD
Pin 30	LCDVDD

For EMI request
Close to LVDS connector




SSID = VIDEO


LCD POWER for ROSA



TOUCH PANEL



0909 Modify:
Add TP1 for touch panel solution 4pin connector.
0928 Modify:
Change To 20.F1621.004 on TP1.1 from updated
connector list.



Remove For M12 Spec & Put In Daughter BD



Remove For M12 Spec & Put In Daughter BD



Remove For M12 Spec & Put In Daughter BD




DQ15 AMD DIS SAMSUNG TI


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipai Hsien 221, Taiwan, R.O.C.	
Title			
CRT Board Connector			
Size	Document Number		Rev
Custom	QUEEN AMD Muxless/UMA		X00
Date:	Thursday, May 26, 2011	Sheet	50 of 104




LCD POWER CIRCUIT



Rosa team





DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
Reserved			
Size A3	Document Number QUEEN AMD Muxless/UMAX00		Rev
Date: Thursday, Mar 26, 2011	Sheet	53	of 104


DQ15 AMD DIS SAMSUNG T1

		Wistron Corporation 21F, 88, Sec.1, Main Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		Reserved	
Size A3	Document Number	Rev QUEEN AMD Muxless/UN/A00	
Date: Thursday, May 26, 2011		Sheet	54 of 104

SSID = User.Interface


ITP Connector

H_CPUREST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



SSID = SATA

SATA HDD Connector





ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON


SUPPORT ZERO SATA ODD

Following AMD routing table



0719: Modify Zero ODD Circuit

1122 Modify:
Change From Y5V To X5R



Current limit
Active High
typ >=2.5A


1122 Modify:
Change From Y5V To X5R

0109: EMI Request.




QD15 AMD DE SAMSUNG TI

DELL		Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.			
HDD/ODD			
File	Document Number	Rev	
A3	QUEEN AMD Muxless/UMA	X00	
Date: Thursday, May 28, 2011	Sheet 58 of 104		



0706: Sourcer Request To Change To GMT
 0906: Add Ohm in USB_PWR_ENF and Remove CENF/
 Consult SW User Which Enable.
 0908: Change TCS702 Port Number,
 Follow DQ15 Intel
 0113: Change To Dual USB PWR Switch & Some Cap.

0101: Change ESATA1 To 22.10290.271




0706: Rename Netname

0101: Reserve Common Mode Choke & ESD Diode.


0103 Modify:
 AMD Spec Update To Reserve 6.8P Cap If Trace < 10 Inch

0112: Change To USB 2.0 ESD Diode X 2



USB CHARGER

0906: Modify:
 Change U5702 solution to PUUSB14550
 from MAX14556



Switch Control Bit:
 CB=0 (AM):auto detection charger identification active.
 CB=1 (PM):connect DP/DM to TDP/TDM.

0914: Remove Non Charger Co-layer Resistor.

0019 AMD DES SAMSUNG TI


0715 Modify:
Change ECS801-EC5804 to 100p 0402
and default un-stuff.
Add R5801-R5804 between SPK signal and connector
for EMC NEO suggest.

0914 Modify:
Change SPK1 to 20.F0772.004 from
20.F1647.004 from Double updated.

0921 Modify:
Modify Pin Define Base On DQ15 Intel

1110 X02 Modify:
Add 2nd 20.F1804.004 on SPK1 from
ME updated connector list.

Speaker Connector




MB CONN. (WIRE)

Pin 4	AUD_SPK_L-C
Pin 3	AUD_SPK_L+C
Pin 2	AUD_SPK_R-C
Pin 1	AUD_SPK_R+C

DQ15 AMD DE SAMSUNG TI



LAN CONN in Daughter BD



DQ15 AMD D1S SAMSUNG T1

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LAN CONN	
Size A3	Document Number	Rev	
		QUEEN AMD Muxless/UMA00	
Date: Thursday, Mar 28, 2011		Sheet 59	of 104

SPI FLASH ROM (2M byte) for KBC




SSID = USB



DQ15 AMD DIS SAMSUNG T1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB Power SW			
Size	Document Number		Rev
	QUEEN AMD Muxless/UMA		X00
Date: Thursday, May 26, 2011		Sheet 61	of 104

SSID = User.Interface



Bluetooth Module conn.



0906 Modify:

Dell Peter already confirmed DQ15 and DN15 will not support Bluetooth BT365, only support combo Wireless+BT. Please DUMMY Bluetooth connector(BT1) and stand off (HBT1) and related components.

0103 Modify:

AMD Spec Update To reserve 6.8P Cap If Trace < 10 Inch

DQ15 AMD DIS SAMSUNG T1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Bluetooth


Size A4	Document Number QUEEN AMD Muxless/UMA	Rev X00
Date: Thursday, May 26, 2011	Sheet 63 of 104	

Finger Printer Connector



1124 X02 Modify:
Add EC6402 0.1uF,EC6403 180pF and stuff EC6401
47pF from RF fine tune result.



Finger Printer Connector



MB CONN.(FFC)	
Pin1	NC
Pin2	GND
Pin3	NC
Pin4	Biometric_USBPN
Pin5	Biometric_USBPP
Pin6	3D3V_S0



DQ15 AMD DIS SAMSUNG T1



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

F/P

Size
A4

Document Number

Rev

Date: Thursday, May 26, 2011

Sheet 64 of 104

QUEEN AMD Muxless/UMA00

WLAN CONN In Daughter BD



DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		WLAN	
Size	Document Number	Rev	
A3		QUEEN AMD Muxless/UMA00	
Date: Thursday, May 26, 2011		Sheet	65 of 104

Remove For DG12 M12 SPEC



DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Size
A3

Document Number
WWAN

Rev

Date: Thursday, May 26, 2011

Sheet 66 of 104

QUEEN AMD Muxless/UMA00

(Blanking)

DQ15 AMD D15 SAMSUNG TI



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taichung Hsien 401, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A3

QUEEN AMD Muxless/UMA

X00


Date: Thursday, May 28, 2011

Sheet 67 of 104

SSID = User.Interface

FRONT POWER LED

Need change to LOW active from KBC GPIO



SATA HDD LED (White)

84.00143.M11


Battery LED2 (WHITE_LED)

Need change to LOW active from KBC GPIO




Battery LED1 (AMBER_LED)

Need change to LOW active from KBC GPIO




TPLOCK LED

Need change to LOW active from KBC GPIO



0914 Modify:
CONFIRM PWR_BTN_LED# SPEC.
maybe by can combine with PPOWER_LED.
Then PWR_BTN_LED can reserved for other function.


0105 Modify:
EMI Request
0304 Modify:
EMI Request To Pop EC6808 83.M504A.AA0
0321 Modify:
Change EC6808 Source To 83.10402.0A0



0021 Modify:
Add ATTP, Follow DQ15 Intel
LED PWRBTN_C
LED PWRBTN_B
LED PWRBTN_A

0928 Modify:
Rename CHARGER_LED1 to CHARGERLED1.
Rename PPOWER_LED1 to PPOWERLED1.
Rename HDD_LED1 to HDDLED1.
Rename TP_LOCK_LED1 to TPLOCKLED1.
Rename WLAN_LED1 to WLANLED1.
0105 Modify:
Change Part Reference PPOWERLED1 To PPLED1

WLAN_LED



0716 Modify:
WLAN_LED1 reason to WLAN_WLAN_LED1.
0429 Modify:
WLAN_LED1 reason to WLAN_WLAN_LED1.
0105 Modify:
Change Part Reference WLANLED1 To WLANLED1

NEED confirm with ME actual
HDD_LED part number.

0716 Modify:
CHARGER_LED part number change
to 83.19223.070.
0105 Modify:
Change Part Reference CHARGERLED1 To CHLED1

SKEW	ITEM1	ITEM2
DQ15	PWRBTN1	TP_LOCK_LED1
DN15	PWRBTN2	TP_LOCK_LED2


0928 Modify:
Add 2nd source 83.00326.070 on
CHARGERLED1 from Sourcer Anya suggestion.
1122 Modify:
Change R1613 to 1K from 390ohm for fine tune LED illumination
0105 Modify:
Change Part reference name From TPLOCKLED1/TPLOCKLED2 To TPLED1/TPLED2

DQ15 AND DN15 SIGNALING 11

SSID = Hall.Sensor

0906 Modify:
HALL SENSOR move to small board at X01 stage,so
Removed HALLSW1 related circuit and add HALL1
connector.

1122 Modify:
Add 2nd 20.F0962.010 on HALL1 from
ME updated connector list.



DQ15 AMD DIS SAMSUNG T1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Effect Sensor

Size
A4

Document Number


QUEEN AMD Muxless/UMA

Rev
X00


Date: Thursday, May 26, 2011

Sheet 70 of 104

SSID = Debug



HDT+ Connectors



CRB:placed 0-ohm
checklist:if both SCAN and HDT+ header are implement
placed 15-ohm

DQ15 AMD DIS SAMSUNG TI

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number QUEEN AMD Muxless/UMA		Rev X00
Date: Thursday, May 26, 2011		Sheet 71 of 104	

(Blanking)

DQ15 AMD D15 SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taippei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size A3	Document Number QUEEN AMD Muxless/UMA	Rev X00
Date: Thursday, May 28, 2011	Sheet 72 of	104

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	
Title																																																		

Reserved

Size
A3

Document Number


Rev

QUEEN AMD Muxless/UMA⁰⁰


Date: Thursday, May 26, 2011

Sheet 73 of 104

SSID = SDIO




SD/XD/MS/MMC+ Card Reader



CARD-PUSH-46P-1-GP-U
20.I0129.001
 2nd = 20.I0135.001
 PCB Footprint = R013-P12-HM-1

For EMI Reserved



0913: Schematic Score Card Suggest Cap Less Than 10P

20.I0129.001			
Pin	Type	Function	RTS5138 NFI
P1	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P7	SD	SD-GND	GND
P8	MMC PLUS	MMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V CARD S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLK	SP1
P21	MMC PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V CARD S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
P25	SD	SD-DAT2	SP13
P26	SD	SD-WP COM	GND
P27	SD	SD-CD COM	GND
P28	SD	SD-GND	GND
P29	SD	SD-GND	GND
P30	SD	SD-GND	GND
P31	SD	SD-GND	GND
P32	SD	SD-GND	GND
P33	SD	SD-GND	GND
P34	SD	SD-GND	GND
P35	SD	SD-GND	GND
P36	SD	SD-GND	GND
P37	SD	SD-GND	GND
P38	SD	SD-GND	GND
P39	SD	SD-GND	GND
P40	SD	SD-GND	GND
P41	SD	SD-GND	GND
P42	SD	SD-GND	GND
P43	SD	SD-GND	GND
P44	SD	SD-GND	GND
P45	SD	SD-GND	GND
P46	SD	SD-GND	GND
P47	SD	SD-GND	GND
P48	SD	SD-GND	GND
P49	SD	SD-GND	GND
P50	SD	SD-GND	GND
P51	SD	SD-GND	GND
P52	SD	SD-GND	GND
P53	SD	SD-GND	GND
P54	SD	SD-GND	GND
P55	SD	SD-GND	GND
P56	SD	SD-GND	GND
P57	SD	SD-GND	GND
P58	SD	SD-GND	GND
P59	SD	SD-GND	GND
P60	SD	SD-GND	GND
P61	SD	SD-GND	GND
P62	SD	SD-GND	GND
P63	SD	SD-GND	GND
P64	SD	SD-GND	GND
P65	SD	SD-GND	GND
P66	SD	SD-GND	GND
P67	SD	SD-GND	GND
P68	SD	SD-GND	GND
P69	SD	SD-GND	GND
P70	SD	SD-GND	GND
P71	SD	SD-GND	GND
P72	SD	SD-GND	GND
P73	SD	SD-GND	GND
P74	SD	SD-GND	GND
P75	SD	SD-GND	GND
P76	SD	SD-GND	GND
P77	SD	SD-GND	GND
P78	SD	SD-GND	GND
P79	SD	SD-GND	GND
P80	SD	SD-GND	GND
P81	SD	SD-GND	GND
P82	SD	SD-GND	GND
P83	SD	SD-GND	GND
P84	SD	SD-GND	GND
P85	SD	SD-GND	GND
P86	SD	SD-GND	GND
P87	SD	SD-GND	GND
P88	SD	SD-GND	GND
P89	SD	SD-GND	GND
P90	SD	SD-GND	GND
P91	SD	SD-GND	GND
P92	SD	SD-GND	GND
P93	SD	SD-GND	GND
P94	SD	SD-GND	GND
P95	SD	SD-GND	GND
P96	SD	SD-GND	GND
P97	SD	SD-GND	GND
P98	SD	SD-GND	GND
P99	SD	SD-GND	GND
P100	SD	SD-GND	GND

DO15 AMD DIE SAMSUNG T1

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 301, Taiwan, R.O.C.


File: **CARD Reader CONN**

Size: A3 Document Number: **QUEEN AMD Muxless/UMA** Rev: **X00**

Date: Thursday, May 28, 2011 Sheet: 74 of 104


SSID = ExpressCard

1122 X02 Modify:
Change TR7501 SW choke to 49.15103.041
and un-stuff R7501, R7502 from EMC New Suggestion.
Change R7501, R7502 to 9603 from 9402.
1123 X02 Modify:
SNAP TR7501 pin14 and pin143 each other
base on Comite snap report.




Do Not Stuff	AF1P107	1	3D3V_S5
Do Not Stuff	AF1P126	1	3D3V_S0
Do Not Stuff	AF1P110	1	105V_S0
Do Not Stuff	AF1P118	1	USB_PNB_R
Do Not Stuff	AF1P125	1	USB_PNB_R
Do Not Stuff	AF1P125	1	CLK_PCIE_NEW_READY_CON
Do Not Stuff	AF1P110	1	SMB_CLK
Do Not Stuff	AF1P126	1	SMB_DATA
Do Not Stuff	AF1P126	1	PM_SLP_S3#
Do Not Stuff	AF1P126	1	PM_SLP_S3#
Do Not Stuff	AF1P126	1	FCH_PCIE_RST#
Do Not Stuff	AF1P125	1	CLK_PCIE_NEW#_C
Do Not Stuff	AF1P125	1	CLK_PCIE_NEW#_C
Do Not Stuff	AF1P125	1	PCIE_TXNS_CON
Do Not Stuff	AF1P125	1	PCIE_RXNS_CON
Do Not Stuff	AF1P125	1	PCIE_TXPS_CON
Do Not Stuff	AF1P125	1	PCIE_RXPS_CON
Do Not Stuff	AF1P125	1	PCIE_WAKE#_CON

1D5V_S0_CARD Max. 650mA, Average 500mA.
3D3V_S0_CARD Max. 1300mA, Average 1000mA
3D3V_S5_CARDAUX Max. 275mA



For EMI



DQ15 AMD DIS SAMSUNG TI

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File		
Express Card		
Sub A3	Document Number QUEEN AMD Muxless/UMA	Rev X00
Date: Thursday, May 26, 2011		Sheet 75 of 194

(Blanking)

DQ15 AMD DIS SAMSUNG T1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 76	of 104

(Blanking)

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Size AS

Document Number

Rev

Reserved

QUEEN AMD Muxless/UMA00

Date: Thursday, May 26, 2011

Sheet 77 of 104


(Blanking)

DQ15 AMD DIS SAMSUNG T1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 78 of 104	QUEEN AMD Muxless/UMA00

```
SSID = User.Interface
```

Free Fall Sensor



Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

DQ15 AMD DIS SAMSUNG TI



Free Fall Sensor

QUEEN AMD Muxless/UMA^{rev}00

Title			
Free Fall Sensor			
Size A3	Document Number	QUEEN AMD Muxless/UMA00	
Date: Thursday, May 26, 2011		Sheet 79 of	Rev 104

5 4 3 2 1

D

D

C

C

B

B

A

A

(Blanking)

DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A	<i>QUEEN AMD Muxless/UMA</i>		<i>X00</i>
Date: Thursday, May 26, 2011		Sheet 80	of 104


5 4 3 2 1

(Blanking)

DQ15 AMD DIS SAMSUNG TI


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
UNUSED PARTS/EMI Capacitors			
Size	Document Number		Rev
A4	QUEEN AMD Muxless/UMA		X00
Date:	Thursday, May 26, 2011	Sheet	81 of 104

IO Board CONN 80 pin



0706 Modify: ADD WLAN_LED, Follow Intel, AMD Dont have WLAN

1123 Modify: Change Main Source To 20.F1849.080 & Add 2nd 20.F1908.080 on IOBD1 from ME updated latest connector list & Modify Pin Define So 4 corner pin are GND.




0914 Modify: Change BTB Connector To 20.F121.040

Follow ME Connector List

1238 Modify: Remove USB 3.0 Signal and Re-arrange Pin-Define For Better Layout Routing

1118 Modify: Modify Pin Define





0906 Modify: Change Part Number 20.K0422.010 To 20.K0320.008

Base On ME Connector List

0914 Modify: Change R8201 - R8203 to 470 ohm from 33ohm for fine tune MEDIA LED 5mA current.

0928 Modify: Change R8201 - R8203 to 430 ohm from 470 ohm for fine tune MEDIA LED 5mA current.



1122 Modify: Change Media resistor from 430 ohm to 1K on both D0D115 (R8201, R8202, R8203) for Media button LED light spot issue

4 PEG_TXP[8..15]
4 PEG_TXN[8..15]

VGA1A

1 OF 8

PEG_RXP[8..15] 4
PEG_RXN[8..15] 4

AA38 PEG_RX3P
X32 PEG_RX3N
Y35 PEG_RX1P
W38 PEG_RX1N
X37 PEG_RX2P
Y39 PEG_RX2N
X35 PEG_RX3P
Y46 PEG_RX3N
U38 PEG_RX4P
X37 PEG_RX4N
Y35 PEG_RX5P
Y36 PEG_RX5N
X37 PEG_RX6P
Y37 PEG_RX6N
X35 PEG_RX7P
Y36 PEG_RX7N

PCI EXPRESS INTERFACE

PCIE_TX0P
PCIE_TX0N
PCIE_TX1P
PCIE_TX1N
PCIE_TX2P
PCIE_TX2N
PCIE_TX3P
PCIE_TX3N
PCIE_TX4P
PCIE_TX4N
PCIE_TX5P
PCIE_TX5N
PCIE_TX6P
PCIE_TX6N
PCIE_TX7P
PCIE_TX7N

Y33 X
Y32 X
W35 X
W36 X
U33 X
U32 X
U30 X
U29 X
T30 X
T29 X
T30 X
T29 X
T30 X
T29 X
T30 X
T29 X

PEG_C_RXP1 C8318 DIS PX
PEG_C_RXN1 C8317 DIS PX
PEG_C_RXP9 C8320 DIS PX
PEG_C_RXN9 C8319 DIS PX
PEG_C_RXP10 C8321 DIS PX
PEG_C_RXN10 C8322 DIS PX
PEG_C_RXP11 C8323 DIS PX
PEG_C_RXN11 C8324 DIS PX
PEG_C_RXP12 C8325 DIS PX
PEG_C_RXN12 C8326 DIS PX
PEG_C_RXP13 C8327 DIS PX
PEG_C_RXN13 C8328 DIS PX
PEG_C_RXP14 C8329 DIS PX
PEG_C_RXN14 C8330 DIS PX
PEG_C_RXP15 C8331 DIS PX
PEG_C_RXN15 C8332 DIS PX

SDCI1U1W9KX5GP PEG_RXP8
SDCI1U1W9KX5GP PEG_RXN8
SDCI1U1W9KX5GP PEG_RXP9
SDCI1U1W9KX5GP PEG_RXN9
SDCI1U1W9KX5GP PEG_RXP10
SDCI1U1W9KX5GP PEG_RXN10
SDCI1U1W9KX5GP PEG_RXP11
SDCI1U1W9KX5GP PEG_RXN11
SDCI1U1W9KX5GP PEG_RXP12
SDCI1U1W9KX5GP PEG_RXN12
SDCI1U1W9KX5GP PEG_RXP13
SDCI1U1W9KX5GP PEG_RXN13
SDCI1U1W9KX5GP PEG_RXP14
SDCI1U1W9KX5GP PEG_RXN14
SDCI1U1W9KX5GP PEG_RXP15
SDCI1U1W9KX5GP PEG_RXN15

N33 PEG_C_RXP1 C8318 DIS PX
N32 PEG_C_RXN1 C8317 DIS PX
N23 PEG_C_RXP9 C8320 DIS PX
N22 PEG_C_RXN9 C8319 DIS PX
L33 PEG_C_RXP10 C8321 DIS PX
L32 PEG_C_RXN10 C8322 DIS PX
L30 PEG_C_RXP11 C8323 DIS PX
L29 PEG_C_RXN11 C8324 DIS PX
K33 PEG_C_RXP12 C8325 DIS PX
K32 PEG_C_RXN12 C8326 DIS PX
H33 PEG_C_RXP13 C8327 DIS PX
H32 PEG_C_RXN13 C8328 DIS PX
G33 PEG_C_RXP14 C8329 DIS PX
G32 PEG_C_RXN14 C8330 DIS PX
F33 PEG_C_RXP15 C8331 DIS PX
F32 PEG_C_RXN15 C8332 DIS PX

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

PCIE_TX10P
PCIE_TX10N
PCIE_TX11P
PCIE_TX11N
PCIE_TX12P
PCIE_TX12N
PCIE_TX13P
PCIE_TX13N
PCIE_TX14P
PCIE_TX14N
PCIE_TX15P
PCIE_TX15N

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0: Advertises the PCIe device as 2.5GT/s capable at power on. 1: Advertises the PCIe device as 5.0GT/s capable at power on.	0	1
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0: Disable external BIOS ROM device 1: Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]: 11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSXNC		X	1

RECOMMENDED SETTINGS
(= DO NOT INSTALL RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE)



Full Tx output swing. Must be pulled to 3.3 V at reset using ~3K (5%) resistor.

GD DY, CHECK

PIN STRAPS

3D3V_VGA_S0

3D3V_VGA_S0



PE_GP100	FX3_0	FX4_0
IGPU	L	H
DGPU	H	H

JTAG SIGNAL OPTION - for option2

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

0113: Remove APU_RST# Level Shift

1008: Add Level Shift For APU_RST# To 3.3V

0113: Remove APU_RST# Colay



QO15 AMD DIS SAMSUNG TI

Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 301, Taiwan, R.O.C.


File: GPU_PCIE/STRAPPING(1/5)
Rev: Custom
Date: Thursday, May 26, 2011

Document Number: QUEEN AMD Muxless/UMA
Sheet: 83 of 104


1228: Modify Table
Default 1G + Hynix Vram, 0011 72.52G03.A0U

MEMORY ID Table

VPDATA[3:0]	Description	PN
0001	DDR3 Hynix-H57Q2638FR-11C (900MHz) 128M*16	72.52G03.A0U
0011	DDR3 Hynix-H57Q1663FR-11C (900MHz) 64M*16	72.51G63.R0U
0010	DDR3 SAMSUNG-K4W2G1646C-BC11 (900MHz) 128M*16	72.42164.D0U
0000	DDR3 SAMSUNG-K4W1G1646C-BC11 (900MHz) 64M*16	72.41646.Q0U



0914: Change R8518 Part Reference To HYMIX
For Hynix + Vram 1G, Pop R8518, Pop R8519
For Hynix + Vram 512M, Pop R8518, De-pop R8519
For Samsung-Vram1G, De-pop R8518, Pop R8519
For Samsung-Vram512M, De-pop R8518, De-POP R8519



12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS


0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only


































12C Bus for LVDS

0708: Add Thermal Shutdown Circuit

0707: SW Will Not Use This Function, DY For Reserve Only




Clock Input Configuration -GD0R3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)



DOHS AND DES SAMSUNG TV

+3VS to 3.3V_DELAY Transfer




Different To Intel, AMD Is High Active

FE_GP101	FX3_0	FX4_0
IGPU	L	H
DGPU	H	H


2nd = 84.DM601.03F

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence


3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Cores should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp-up before 1D8V_VGA_S0
after VGA_Core





APL5930KAI for 1D8V_S0



RT9025 for 1V_S0






1D5V_VGA_S0



DO15 AMD DIS SAMUNG T1

SSID = VIDEO



DQ15 AMD DIS SAMSUNG TI

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LVDS VGA Switch			
Size	Document Number QUEEN AMD Muxless/UMA		Rev X00
Date: Thursday, May 26, 2011		Sheet 94	of 104

5

4

3

2

1

D

D

C

C

B

B

A

A

DQ15 AMD DIS SAMSUNG TI

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A	<i>QUEEN AMD Muxless/UMA</i>		<i>X00</i>
Date:	Thursday, May 26, 2011		Sheet 95 of 104

5

4

3

2

1

TOUCH PANEL connector



0707: Move To Page 49, Touch Panel Combine With LVDS

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch Panel

Size
A

Document Number

Rev

QUEEN AMD Muxless/UMA00

Date: Thursday, May 26, 2011

Sheet 96 of 104

CPU Thermal module hole

HTM1.1 Do Not Stuff
HTM1.2 Do Not Stuff
HTM1.3 Do Not Stuff

DY Do Not Stuff

0821 001 ModulePa

[illegible][illegible]

Figure 10 shows the power supply and ground connections for the PWR1039V module. The diagram illustrates the module layout with various pins labeled. Power supply pins include VCC1 through VCC100, and ground pins include GND1 through GND100. The diagram also shows the location of the PWR1039V module and the location of the power supply and ground connections.

[illegible][illegible]

0105: Add SPR1-9
0115: EMJ Agree To Remove
0117: Add back 0207

[illegible]

GPU Thermal module hole

H0D0	H0P1	H0P2	H0D1	H0T1
344CK01.001	344CK01.001	344CK01.001	344CK01.001	344CK01.001
2nd = 344CK01.001	2nd = 344CK01.001	2nd = 344CK01.001	2nd = 344CK01.001	2nd = 344CK01.001

1122 Modify:
Change H0D1/H0D4/H0P0
344CK01.001 from 344CK01.001
update connector list.

0321 Modify:
Add H0P1/H0P2 Dumm

Diagram of a beam with a triangular load. The load starts at 0 at the left end and increases linearly to 5 at the right end. The total length of the beam is 5. The resultant force is shown as a downward arrow at the right end, labeled "2nd = 34.4A902.001".

Check test point

0624 Modify:
Removed AFTP1,AFTP7~AFTP13.

0109: EMI Reserve
EC9701-EC9704 Place:
(970 , 7875) Top
near C5702 Bottom
near PTC9203 Bottom
near H15 Bottom

0109: EMI Reserve
EC9705 Place:
near PU4002 Top

0109: EMI Reserve
EC9706 Place:
near PR4002 Top

0109: EMI Reserve
EC9707-EC9714,EC9728
Place:
near LCD1 Top
(4090, 7615) Top
(6275 7295) Top
near PU4003 Top

near PC4016 Top
near F6901 Top
(7600 6015) Top
near PC4117 Top
near PC4301 Top

0109: EMI Reserve
EC9715 Place:
near PR4002 Top

0109: EMI Reserve
EC9716-EC9719 Place:
(3785 3415) Top
(5785 2050) Top

0109: EMI Reserve
EC9720-EC9721 Place:
near C5604 Top
near D3604 Top

0109: EMI Reserve
EC9722-EC9723 Place:
near C5604 Top
near D3604 Top

0109: EMI Reserve
EC9724-EC9727 Place:
near BC4248 Top

0109: EMI Reserve
EC9729 Place:
near PC4114 Top

EC9730-EC9731 Place:
near C765 Top
near PTC4203 Top


0105: Add SPR1-9
0115: EMI Agree To Remove Spring7 & 10
0117: Add back SPR7
0118: Remove SPR8
0127: Change SPR9 P/N To 34.4B312.002, Old P/N No Stock

0817 X01 Modify:
Dell Peter already confirmed DQ15 and DN15 will not support Bluetooth BT365, only support combo Wireless+BT. Please DUMMY Bluetooth connector(BT1) and stand off (HBT1) and related components.


1122 Modify:
Change HHD1,HDD4,HGPU1,HGPU2 2nd to 34.4CK01.401 from 34.4CK01.201 from ME updated connector list.

0321 Modify:
Add HGPU1,HGPU2 Dummy Name DIS_PX, So UMA Won't Pop

Thermal Block Diagram




Audio Block Diagram





DQ15 AMD D15 SAMSUNG TI

POWER SEQUENCE



SABINE ROSA Sequence (Adapter In)






DQ15 AMD DIS SAMSUNG TI




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Power Block Diagram	
Size	Document Number	Rev	
Custom	QUEEN AMD Muxless/UMA	X00	
Date:	Thursday, May 26, 2011	Sheet	100 of 104

PCH SMBus Block Diagram



KBC SMBus Block Diagram



©2011 AMD and/or SAMSUNG LTD

DELL Wistron Corporation
 2011, All Rights Reserved. All Rights Reserved.
 Taipei Hsinchu 2011, Taiwan, R.O.C.

SMBUS BLOCK DIAGRAM			
Doc No.	QUEEN AMD Muxless/UMA	Rev	X00
Date	Thursday, May 26, 2011	Page	1/1

Change notes -

DQ15 AMD D15 SAMSUNG T1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taippei Hsien 221, Taiwan, R.O.C.	
Change notes			
Title			
Size A3	Document Number QUEEN AMD Muxless/UMA	Rev X00	
Date: Thursday, May 28, 2011	Sheet 102 of 104		

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X02	01/08	3	18,19	Add C1825,C1922.	Reduce V_REF ripple by EA team result.	EE
		4	37	Reserve C3721,C3722.	Prevent signal cross talk.	EE
		5	ALL	Change capacitors value and add C3723.	Ensure signal quality.	EE
	01/11	1	68	Change KB1 P/N.	According ME request.	ME
		2	66	Change R6601,R6602,R6604,R6606 to 1KR, R6603 to 470R.	Decrease LED brightness.	EE
	01/12	1	37	Add C3724, R3757.	To set accurate current detection in EC.	EE
		2	10	Add R1041 0R.	Add 0R for level shift off.	EE
	01/13	1	21,37	Add C3725, C2105.	Reserve for singal quality.	EE
	01/14	1	Power	Modify power team componets.	Request by Power Team.	Power
		2	7	Change RN712 to 22R.	Fine tuned damping resistor value.	EE
A00	02/08	1	66	Reserve R6609, R6610 1KR.	Add for future LED brightness balance.	EE
		2	68	Add keyboard back light circuit, remove R5403.	Add for keyboard with back light module.	EE
		3	69	Change HALLSW1 footprint for co-layout.	Change for co-layout different kind of HALLSW1.	EE
		4	77	Add AFTP7701, AFTP7702, AFTP7703.	Add AFTP test point for factory test.	EE
	02/10	1	Power	Update Obsolete parts.	Update obsolete parts due to policy.	Power
		2	79	Change HBT1 part number.	Change HBT1 part number to match ME EMN file.	ME
		3	47	Add PTC4710.	Add to solve board accoustic issue.	EE
	02/22	1	54	Remove co-layout pad.	As factory request.	EE
		2	42	Add C4217, C4401, C4402.	Ensure signal quality.	EE
		3	48	Delete Power Gap.	Request by Power Team.	Power
	02/23	1	ALL	Change to short pad.	Change most of 0-ohm resistors to short pad.	EE
	02/24	1	7,68,79	Reserve C724, C725, C6806, C6807, EC7928-EC7932.	As EMC team request.	EMC
	02/25	1	13	Add TP1309.	As factory request to add.	Factory
		2	7,68	Rename EMC capacitor to EC704,EC705,EC6801,EC6802.	Meet schematic standardization.	EE
		3	49,89	Change PR4913 to 3.9R, PR8905 to 6.98KR.	PR4913 for snubber, PR8905 for OCP.	Power
		4	21	Change R2133 to 0R.	Set GPIO input level from 0.5V to 0V.	EE
		5	79	Remove EC7928.	Layout space limitation.	EE
	02/26	1	39,42	Empty R3906 and Change R4202 from 0R to 1KR.	It is for solving T8 shutdown issue.	EE
	03/03	1	60	Change SPK1 part number.	Request by ME.	ME
	03/05	1	20,24,37	Empty R2029,R2404,R3751.	Saving unused components.	EE

0303-1

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

File	Change notes		
Size	Document Number	Rev	X00
A3	QUEEN AMD Murlless/UMA		
Date	Thursday, May 28, 2011	Sheet	100 of 104