













	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

			Title :		
Engineer: <i>Peter Lo</i>					
Size	Project Name				Rev
A	Rocky30				1.0
Date: Thursday, October 18, 2007				Sheet	6 of 94

+3VS  +3VS 3,8,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
+1.8V  +1.8V 8,9,11,13,83,91
M_VREF_MCH  M_VREF_MCH 8,9,11

SMBus Slave Address:A0H

temp_5886_t101
(12G025M22000LV with 12G025C2200WLV
co-lay symbol)

SMBus Slave Address: A0H

Place near SO-DIMM_0

Layout Note: Place these caps near SO DIMM 0

Layout Note: Place these caps near SO DIMM 0

VREF -> 10/10 mils

SO-DIMM 0 is placed nearer the
GMCH than SO-DIMM 1

Layout Note: Place these Caps near SO DIMM 0

PLACE NEAR SO-DIMM_0 / SO-DIMM_1

+3VS 3,7,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
+1.8V 7,9,11,13,83,91
M_VREF_MCH M_VREF_MCH 7,9,11

temp_5886_t102
(12G025032005LV with 12G025022004LV
CO-LAY symbol)

9,12 M_B_A[0..14]

M_B_DQ[0..63] 12

SMBus Slave Address:A4H






Place near SO-DIMM_1

Layout Note: Place these Caps near SO DIMM 1



VREF -> 10/10 mils


Layout Note: Place these Caps near the SO-DIMM_1

+5V  +5V 44,56,57,91
 +1.8V  +1.8V 7,8,11,13,83,91
 M_VREF_MCH  M_VREF_MCH 7,8,11
 +0.9VS  +0.9VS 83



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS





3 H_A#[35:3]  H_A#[35:3]

3 H_REQ#[4:0]  H_REQ#[4:0]

3 H_D#[63:0]  H_D#[63:0]

HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35

H_ADS#	H12	H_ADS#	3
H_ADSTB#_0	B16	H_ADSTB#0	3
H_ADSTB#_1	G17	H_ADSTB#1	3
H_BNR#	A9	H_BNR#	3
H_BPR#	F11	H_BPR#	3
H_BREQ#	G12	H_BREQ#	3
H_DEFER#	E9	H_DEFER#	3
H_DBSY#	B10	H_DBSY#	3
HPLL_CLK	AH7	CLK_MCH_BCLK#	29
HPLL_CLK#	J11	CLK_MCH_BCLK#	29
H_DPWR#	F9	H_DPWR#	3
H_DRDY#	H9	H_DRDY#	3
H_HIT#	E12	H_HIT#	3
H_HITM#	H11	H_HITM#	3
H_LOCK#	C9	H_LOCK#	3
H_TRDY#		H_TRDY#	3


H_DINV#_0	J8	H_DINV#0	3
H_DINV#_1	L3	H_DINV#1	3
H_DINV#_2	Y13	H_DINV#2	3
H_DINV#_3	Y1	H_DINV#3	3


H_DSTBN#_0	L10	H_DSTBN#0	3
H_DSTBN#_1	M7	H_DSTBN#1	3
H_DSTBN#_2	AA5	H_DSTBN#2	3
H_DSTBN#_3	AE6	H_DSTBN#3	3

H_DSTBP#_0	L9	H_DSTBP#0	3
H_DSTBP#_1	M8	H_DSTBP#1	3
H_DSTBP#_2	AA6	H_DSTBP#2	3
H_DSTBP#_3	AE5	H_DSTBP#3	3

H_REQ#_0	B15	H_REQ#0	
H_REQ#_1	K13	H_REQ#1	
H_REQ#_2	F13	H_REQ#2	
H_REQ#_3	B13	H_REQ#3	
H_REQ#_4	B14	H_REQ#4	

H_RS#_0	B6	H_RS#0	3
H_RS#_1	F12	H_RS#1	3
H_RS#_2	C8	H_RS#2	3





VCC SM POWER

VCC GFX NCTF

Max: 6327mA

VCC GFX

VCC SM LF

VCC_SM_LF1
VCC_SM_LF2
VCC_SM_LF3
VCC_SM_LF4
VCC_SM_LF5
VCC_SM_LF6
VCC_SM_LF7



AV44 VCC_SM_LF1
BA37 VCC_SM_LF2
AM40 VCC_SM_LF3
AV21 VCC_SM_LF4
AY5 VCC_SM_LF5
AM10 VCC_SM_LF6
BB13 VCC_SM_LF7

C1309 0.1UF/10V
C1310 0.1UF/10V
C1311 0.22UF/6.3V
C1312 0.22UF/6.3V
C1313 0.47UF/6.3V
C1314 1UF/6.3V
C1301 1UF/6.3V

Close to GMCH (8 mil trace)

Route VCC_AGX_SENSE and VSS_AGX_SENSE differentially.


CANTIGA_CHIPSET



VCC NCTF

VCC_NCTF_1 AM32
VCC_NCTF_2 AL32
VCC_NCTF_3 AK32
VCC_NCTF_4 AJ32
VCC_NCTF_5 AH32
VCC_NCTF_6 AG32
VCC_NCTF_7 AE32
VCC_NCTF_8 AC32
VCC_NCTF_9 AA32
VCC_NCTF_10 Y32
VCC_NCTF_11 U32
VCC_NCTF_12 W32
VCC_NCTF_13 V32
VCC_NCTF_14 U30
VCC_NCTF_15 AK30
VCC_NCTF_16 AH30
VCC_NCTF_17 AG30
VCC_NCTF_18 AE30
VCC_NCTF_19 AC30
VCC_NCTF_20 AB30
VCC_NCTF_21 AA30
VCC_NCTF_22 Y30
VCC_NCTF_23 W30
VCC_NCTF_24 V30
VCC_NCTF_25 U30
VCC_NCTF_26 AL29
VCC_NCTF_27 AK29
VCC_NCTF_28 AJ29
VCC_NCTF_29 AH29
VCC_NCTF_30 AG29
VCC_NCTF_31 AE29
VCC_NCTF_32 AC29
VCC_NCTF_33 AA29
VCC_NCTF_34 Y29
VCC_NCTF_35 W29
VCC_NCTF_36 V29
VCC_NCTF_37 U29
VCC_NCTF_38 AK28
VCC_NCTF_39 AL26
VCC_NCTF_40 AK26
VCC_NCTF_41 AK25
VCC_NCTF_42 AK24
VCC_NCTF_43 AK23
VCC_NCTF_44

CANTIGA_CHIPSET




CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality

CFG9 : PCIE GRAPHIC LANE
LOW = Reverse Lanes
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)

CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1





		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	16 of 94



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	18 of 94









[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap


00 = Reserved
01= Enter XOR Chain
10= Normal Operation (Default)
11= Set PCIe Port Config Bit 1






	PCB_ID2
14"/15"	L
13"	H

CL_VREF0 ~ 0.405 V
 CL_VREF0 routing rules
 Width = 12 mils min
 Spacing = 12 mils min
 Break-out: 5 mils on 5 mils for 300 mils max



ICH9-M


ICH9M



NEWCARD,WLAN
CLOCK GEN
SO-DIMM0 , SO-DIMM1
NEWCARD,WLAN
CLOCK GEN
SO-DIMM0 , SO-DIMM1


EC

EC





SB

EC



THERMAL IC
G781,G781-1



U2502-AT24C08A :
Stuff : R2506 ; U2502 ; R2507 ; R2508 ; R2509
Nostuff : R2505

U2503-AT88SC0808C :
Stuff : U2503
Nostuff : R2505 ; R2506 ; R2507 ; R2508 ; R2509

		Title : SPI ROM	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 25	of 94

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

			Title :		
Engineer: <i>Peter Lo</i>					
Size	Project Name				Rev
A	Rocky30				1.0
Date: Thursday, October 18, 2007				Sheet	26 of 94



Title :

Engineer: *Peter Lo*

Size

A

Project Name

Rocky30


Rev

1.0




Date: Thursday, October 18, 2007

Sheet 28 of 94


+VCCP 5,10,11,13,14,20,23,80,82
+3VS 3,7,8,11,14,15,20,22,23,24,25,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92




C2917, C2918, C2919 near CLK Gen.



BCLK	FSB	FSLC	FSLB	FSLA
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0




C2921, C2922, C2923, C2924, C2925, C2926, C2927, C2928, C2929, C2930 near CLK Gen.




CR#_A	0 = SRC 0	1 = SRC 2	SATA
CR#_B	0 = SRC 1	1 = SRC 4	MCH
CR#_C	0 = SRC 0	1 = SRC 2	
CR#_D	0 = SRC 1	1 = SRC 4	
CR#_E	SRC 6	WLAN	
CR#_F	SRC 8	LAN	
CR#_G	SRC 9	New Card	
CR#_H	SRC 10	Robson	

Latched Input Select

0 = SRC 8
1 = CPU_ITP CLK




27_Select=0,
pin#13/14=DOT96;
pin#17/18=LCD_SST;



For GM/GL, need to PD for 96MHz output.
For PM, need to PU for 27MHz output.


For Switch

PWR
SWITCH




Layout note:close to IT8752

LID
SWITCH




Layout note:close to IT8752



close to connector

Note:
LID_SW# is easy to cause high voltage damage when
plugging inverter board connector to M/B with AC present.
Need to add bidirectional diode to protect this pin.


For Thermal Control Method



20 H_THRMTRIP# 

CPU/NB THERMTRIP#


TOUCH PAD CONN



12G161200104LV
ACES/88646-1071-NS


TP : Touch Pad
TP1: Track Point

TRACK POINT CONN



12G182100806LV
ACES/88747-0801

Keyboard Connector






12G182103000LV
ACES/88747-3001

Reserve for WWAN










IO BOARD






<Variant Name>

ASUS		Title : REALTEK 8111C	
ASUSTek COMPUTER INC		Engineer: Warren	
Size Custom	Project Name Rocky 30 IO Board	Rev 1.1	
Date: Monday, February 04, 2008	Sheet	34	of 94




H3404
C59D59N
1.5MM-NPTH




12G148301089LV
ALLTOP/C100Q2-10806-L

<Variant Name>

ASUS		Title : LAN-RJ45	
ASUSTeK COMPUTER INC		Engineer: Warren	
Size	Project Name	Rocky 30 IO Board	
Custom		Rev 1.1	
Date: Monday, February 04, 2008		Sheet 35 of 94	




DePOP Circuit




JACK GND


Close to Codec Chip



SPEAKER AMP




EXT MICROPHONE




Reserved the external MIC bias(T filter).


SPEAKER CONNECTOR



ASUS		Title : MIC&LINEIN	
Size		Engineer: Peter Lo	
B		Rev	
Rocky30		1.0	
Date: Monday, February 04, 2008		Sheet 38 of 94	












MDIO00--> SD Card Detect
MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
MS Power Control
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE






Layout: SHIELD GND








Block A









PLACE ESD Diodes near VGA port




LVDS CNT



Power Switch for LCD Power







		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
C	Rocky30		1.0
Date:	Thursday, October 18, 2007	Sheet	47 of 84

Thermal Sensor


U5001 Close to CPU







U5003 Close to SB and DIMM (Remove after DV stage)



Q5003 Close to NB









ASUS		Title : USB CONN	
		Engineer: Peter Lo	
Size B	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet	52 of 94


IO BOARD





SMALL BOARD





For Media Control Board




Wireless Switch






ASUS			Title : IO BOARD	
Size			Engineer: Peter Lo	
Project Name			Rev	
Rocky30			1.0	
Date: Monday, February 04, 2008			Sheet 53 of 94	






ASUS		Title : CAMERA	
		Engineer: Peter Lo	
Size B	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 54 of 94	






LED CONN




Power Button CONN












ASUS		Title : Mini Card	
		Engineer: Peter Lo	
Size B	Project Name Rocky30	Rev 1.0	
Date: Monday, February 04, 2008		Sheet 59	of 94

DC IN CONN





Without Battery & Pull out Adapter

Battery CONN



Blue Tooth




To match WHQL test.Due to BT wake up to spend much time if use +3V.So,change to +3VS,let BT can work quickly when S3 wake up.


5	4	3	2	1
D				
C				
B				
A				

		Title : ***	
Engineer: <i>Peter Lo</i>			
Size A4	Project Name Rocky30		Rev 1.0
Date: <u>Thursday, October 18, 2007</u>		Sheet	62 of 94


CPU



TOP 5CT236B236X236D91 PTH




CR236X236D91 PTH




BOT 5CT236B236X236D91 PTH




C236D91 PTH




MCH NUT (mirror)




MINI CARD



For Fan Stand Off
C236B189D150 PTH (mirror)



For KB Stand Off
C236B189D150 PTH



H6534
SMD169X169




For BT StandOff



TOOLING HOLE

For ICT



ASUS		Title MDC NUT & Hinksink NUT	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Tuesday, January 22, 2008		Sheet 65 of 94	


	A		B		C		D		E
E									
D									
C									
B									
A									

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size Custom	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>66</i> of <i>94</i>	



		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
Custom	Rocky30		1.0
Date: Thursday, October 18, 2007		Sheet	67 of 94





Power On Sequence





	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	<i>71</i> of <i>94</i>

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	<i>72</i> of <i>94</i>

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>73</i> of <i>94</i>	

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>74</i> of <i>94</i>	



		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	75 of 94


	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	76 of 94

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size B	Project Name Rocky30		Rev 1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet <i>77</i> of <i>94</i>	






		Title :	
Engineer: <i>Peter Lo</i>			
Size	Project Name		Rev
A	Rocky30		1.0
Date: Thursday, October 18, 2007		Sheet	79 of 94

3.3V level logic level: DPRSLPVR, SHDN#
1.05V level logic: VID, PSI#, DPRSTP#
$$P_{OUT} = (V_{CSN2} - V_{GND5}) \times (CSP1 - CNS1 + CSP2 - CSN2) / 16.67mV$$




+5V / +3.3V POWER SUPPLY



(TONSEL = FLOAT, 1.5V = 360KHz / 1.05V = 300KHz)



+1.8V / +0.9VS POWER SUPPLY



<Variant Name>

		Title : POWER_IO_DDR & VTT	
<OrgName>		Engineer: <i>Kevin Chang</i>	
Size	Project Name		Rev
Custom	Rocky 30		1.0
Date: Monday, February 04, 2008		Sheet 83 of 94	

	5	4	3	2	1
D					
C					
B					
A					

		Title : PWR_****	
Engineer:			
<OrgName>			
Size	Project Name		Rev
A4	Rocky30		1.0
Date: Saturday, January 26, 2008		Sheet	84 of 94




		Title :	
<OrgName>		Engineer: Kevin Chang	
Size	Project Name		Rev
Custom	Rocky30		1.0
Date: Friday, January 11, 2008		Sheet	85 of 94

	5	4	3	2	1
D					
C					
B					
A					


		Title : POWER_SHUTDOWN#	
<OrgName>		Engineer:	
Size	Project Name		Rev
A4	Rocky30		1.0
Date: Saturday, January 26, 2008		Sheet	87 of 94

BATTERY CHARGER




Icharger	LO_ICHG	PRECHG
0.149A	H/L	H
0.9636A	H	L
3.296A	L	L


BATTERY IN DETECT




ADAPTER IN DETECT




SUSB#_PWR Load SW



SUSC#_PWR Load SW



Enable Signal



POWER GOOD DETECTER

