

Compal confidential

Hamburg 10ADG

NALAE LA-6054P Schematics Document

Mobile AMD S1G4/ RS880M / SB820M


2009-02-04 Rev. 0.2

Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date: Wednesday, May 19, 2010	Sheet 1 of 52


Compal Confidential

Model Name : NALAE

File Name : LA-6054P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC,MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401871
				Date	Wednesday, May 19, 2010
				Sheet	2 of 52
				Rev	B



Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401871	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
Date: Wednesday, May 19, 2010				Sheet 3	of 52

Voltage Rails

O : ON
X : OFF

power plane	State	B+ +3VL +5VL +RTCVC	+5VALW +3VALW +1.1VALW	+1.5V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +1.05VS +0.75VS +VGA_CORE +VDDNB +CPU_CORE +NB_CORE
S0		O	O	O	O
S1		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 X
DDR SO-DIMM 1	A2	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0


EC SM Bus1 address

Device	HEX	Address
Smart Battery	16H	0001 011X b
HDMI-CEC	34H	0011 010X b
EC KB926D4		

EC SM Bus2 address

Device	HEX	Address
ADI1032-1 CPU	98H	1001 100X b
ADI1032-2 VGA	9AH	1001 101X b
EC KB926D3		

Symbol Note :



@ : just reserve , no build

GPU	CPU	NB	VGA	SB	Comment
Manhattan	S1G4	RS880M	MADISON	SB820M	Madison@ or PARK@
	S1G4	RS880M	PARK	SB820M	+4PCS or 8PCS
M96/M92	S1G4	RS880M	M96	SB820M	M9X@+M96@ or M92@
	S1G4	RS880M	M92	SB820M	+4PCS or 8PCS



Platform	CPU	NB	VGA	SB	Comment
Danube					
	S1G4	RS880M	NA	SB820M	

BTO (Build-To-Order) Option Table

Function	BLUE TOOTH	HDMI				
Description	(B)	(Y)				
Explain						
BTO	BT@	H@				


SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM I / II	CLK GEN	WLAN	LCD DDC ROM	HDMI DDC ROM
EC_SMB_CK1 EC_SMB_DA1	KB926	V						
EC_SMB_CK2 EC_SMB_DA2	KB926		V					
I2C_CLK I2C_DATA	RS880M						V	
DDC_CLK0 DDC_DATA0	RS880M							V
SCL0 SDA0	SB820			V	V			
SCL1 SDA1	SB820					V		



FOX_PZ6382A-284S-41F_Champion

< FAN Control Circuit : Vout = 1.6 x Vset >



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2008-09-25		Deciphered Date		2009-09-25		Title		SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev		Document Number		Rev B	
						Custom		401871			
						Date:		Wednesday, May 19, 2010		Sheet 5 of 52	









Figure 10 is a schematic diagram of the power plane layout. It shows a top layer (blue) and a bottom layer (red) connected by vias. The top layer contains components C57 through C70, and the bottom layer contains components C76 through C83. The components are arranged in two rows, labeled "Near CPU Socket Right side" and "Near CPU Socket Left side". The components are connected to a +1.05VS power source and a 380V DCR 2.5MM capacitor. The diagram also shows a ground plane and a 1.05VS power source.



Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6054		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	401871	Rev B
				Date:	Wednesday, May 19, 2010	Sheet 8 of 52




DIMM_A STD H:5.2 mm
<Address: 00>


Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Document Number	401871
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, May 19, 2010
				Sheet	9 of 52

Compal Electronics, Inc.
SCHEMATIC, MB A6054


Rev B





Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2008-09-25	Deciphered Date	2009-09-25	Title		SCHEMATIC, MB A6054				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Doc. Number	401871	Rev. B			
						Date	Wednesday, May 19, 2010	Sheet	10	of	52



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009-02-12		Deciphered Date		2009-02-12		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A6054	
								Revision Document Number	
Date:				Wednesday, May 19, 2010		Sheet		12 of 52	




Security Classification	Compal Secret Data			Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	SCHEMATIC,MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date: Wednesday, May 19, 2010	Sheet 13 of 52



Security Classification		Compal Secret Data		Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OF R&D OR TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401871	
				Date: Wednesday, May 19, 2010	Sheet 14 of 52

< RS880 VSYNC mux at CRT_VSYNC pull High to 3K >



< VSYNC : STRAP_DEBUG_BUS_GPIO_ENABLEb >

Enables the Test Debug Bus using GPIO.

1 : Disable (RX881, RS880)
0 : Enable (RX881, RS880)

PIN: RS880--> VSYNC#


< RS880 use register to control PCI-E configure >

< DFT_GPIO[4:2] : STRAP_PCIE_GPP_CFG[2:0] >

These pin straps are used to configure PCI-E GPP mode.

000 : 00001
001 : 00010
010 : 01011
011 : 00100
100 : 01010
101 : 01100
111 : 01011

< RS880 SUS_STAT# >




< SUS_SATA# : LOAD_EEPROM_STRAPS >

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880:SUS_STAT#

< RS880 use HSYNC to enable SIDE PORT (internal pull high) >



< HSYNC : STRAP_DEBUG_BUS_PCIE_ENABLEb >

RX881: Enables the Test Debug Bus using PCIE bus


1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

RS880: Enables Side port memory (RS780 use HSYNC#)


1. Disable (RS880)
0 : Enable (RS880)

Security Classification	Compal Secret Data			Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date: Wednesday, May 19, 2010	Sheet 15 of 52


< CRT CONNECTOR >



< SYNC SIGNAL >



< Display Data Channel >




FOR EMI

Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401871	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
Date: Wednesday, May 19, 2010				Sheet 16	of 52


Compal Electronics, Inc.

SCHEMATIC, MB A6054


LCD/PANEL BD. Conn.






< LVDS Connector >






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401871	B
				Date:	Wednesday, May 19, 2010	Sheet 17 of 52




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401871
				Date	Wednesday, May 19, 2010
				Sheet	18 of 52




ISL6265 PWROK input, TTL level: 0.8V-2.0V
When this pin is high, the SVI interface is active and I2C protocol is running. While this pin is low, the SVC, SVD, and VFIXEN input states determine the pre-PWROK metal VID or VFIX mode voltage. This pin must be low prior to the ISL6265 PGOOD output going high



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2008-09-25		Deciphered Date		2009-09-25		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB A6054			
Customer		Document Number		401871		Rev B			
Date:		Wednesday, May 19, 2010		Sheet 19 of 52					






Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401871	
				Date: Wednesday, May 19, 2010	Sheet 21 of 52

Compal Electronics, Inc.
SCHEMATIC, MB A6054

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1		GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	Inter CLK Gen Mode Enable	EC ENABLE	CLOCKGEN ENABLE		H,H = Reserved	
					DEFAULT		DEFAULT		H,L = SPI ROM (Default)	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	Inter CLK Gen Mode Disable	EC DISABLE	CLOCKGEN DISABLE		L,H = LPC ROM	L,L = FWH ROM
	DEFAULT	DEFAULT	DEFAULT	DEFAULT		DEFAULT				




DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function



check default






< SATA ODD Conn >




Timing diagram for the USB2 to RS485 module. The diagram shows the relationship between the USB_EN# signal (purple line) and the USB_OC# signal (blue line). The module is labeled '2A' and 'W=60mils'. The diagram includes a 4.7uF capacitor and a 10V4Z diode. The USB_EN# signal is shown as a purple line, and the USB_OC# signal is shown as a blue line. The RS485 output signals VOUT and FLG are shown as black lines. The diagram is labeled 'U11' and '5647E2P11U'.




Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6054		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	401871	Rev B
				Date:	Wednesday, May 19, 2010	Sheet 24 of 52




< BlueTooth Interface, USB port6 >



< Bluetooth Connector >




< PCIe Mini Card for WLAN >




	BT on module Enable	BT on module Disable
BT_CTRL	HI	LO
BT_PWR#	LO	HI

Codec




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Title	SCHEMATIC, MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401871
				Date	Wednesday, May 19, 2010

Speaker Connector





HeadPhone/LINE Out JACK


Ext.MIC/LINE IN JACK




Audio & USB Sub-Board Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Title	SCHEMATIC,MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	401871	B
				Date:	Wednesday, May 19, 2010	Sheet 29 of 52



< ROM Part >




< MDC 1.5 Conn >




< LPC Debug Port >



Please place the PAD under DDR DIMM.



< KEYBOARD Conn >




< For EMI >




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008-09-25				Deciphered Date			
2009-09-25				2009-09-25				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				401871			
Date:				Wednesday, May 19, 2010				Sheet 31 of 52			


< Power Button for Debug >




< Power Button Circuit >



< TP on & off BTN on M/B>




Sub-B Connector




LED Circuit



DC-IN LED




HDD LED



SCREW




PCB Federal Mark PAD




Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	52


< +5VALW TO +5VS >




< +1.5V TO +1.5VS >




< +3VALW TO +3VS >




< +1.1VALW TO +1.1VS >





< +1.1VALW TO +NB_CORE >





< Inversion of SYSON, SUSP#, VLDT_EN, EC_ON >



< Discharge circuit >















Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401871	
				Date: Wednesday, May 19, 2010	Sheet 33 of 52



216-0729002 A12 M96_BGA062

@


Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401871	
				Date: Wednesday, May 19, 2010	Sheet 34 of 52




216-0729002 A12 M96_BGA562

@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC, MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401871
				Date: Wednesday, May 19, 2010	Rev B
				Sheet 36	of 52





MDA[0..63] → MDA[0..63] <40>

MDB[0..63] → MDB[0..63] <41>

Park uses memory group B only

UVIC

MEMORY INTERFACE A

MDA0	C37	DQA_0	G24	MAA0
MDA1	C35	DQA_1	J23	MAA1
MDA2	A35	DQA_2	H24	MAA2
MDA3	E34	DQA_3	J24	MAA3
MDA4	C32	DQA_4	H26	MAA4
MDA5	D33	DQA_5	J26	MAA5
MDA6	F32	DQA_6	H21	MAA6
MDA7	E32	DQA_7	G21	MAA7
MDA8	D31	DQA_8	H19	MAA8
MDA9	F30	DQA_9	H20	MAA9
MDA10	C30	DQA_10	L13	MAA10
MDA11	A30	DQA_11	G16	MAA11
MDA12	E28	DQA_12	J16	MAA12
MDA13	C28	DQA_13	H16	A_BA2
MDA14	A28	DQA_14	J17	A_BA0
MDA15	E28	DQA_15	H17	A_BA1
MDA16	D27	DQA_16		
MDA17	F26	DQA_17		
MDA18	C26	DQA_18		
MDA19	A26	DQA_19		
MDA20	F24	DQA_20		
MDA21	C24	DQA_21		
MDA22	A24	DQA_22		
MDA23	F24	DQA_23		
MDA24	C22	DQA_24		
MDA25	A22	DQA_25		
MDA26	F22	DQA_26		
MDA27	D21	DQA_27		
MDA28	A20	DQA_28		
MDA29	F20	DQA_29		
MDA30	D19	DQA_30		
MDA31	E18	DQA_31		
MDA32	C18	DQA_32		
MDA33	A18	DQA_33		
MDA34	F18	DQA_34		
MDA35	D17	DQA_35		
MDA36	A16	DQA_36		
MDA37	F16	DQA_37		
MDA38	D15	DQA_38		
MDA39	E14	DQA_39		
MDA40	C14	DQA_40		
MDA41	A14	DQA_41		
MDA42	F12	DQA_42		
MDA43	D12	DQA_43		
MDA44	E11	DQA_44		
MDA45	C10	DQA_45		
MDA46	A10	DQA_46		
MDA47	F10	DQA_47		
MDA48	D9	DQA_48		
MDA49	E9	DQA_49		
MDA50	C9	DQA_50		
MDA51	A9	DQA_51		
MDA52	F9	DQA_52		
MDA53	D8	DQA_53		
MDA54	E8	DQA_54		
MDA55	C8	DQA_55		
MDA56	A8	DQA_56		
MDA57	F8	DQA_57		
MDA58	D7	DQA_58		
MDA59	E7	DQA_59		
MDA60	C6	DQA_60		
MDA61	A6	DQA_61		
MDA62	F6	DQA_62		
MDA63	D5	DQA_63		

216-0729002 A12 M96_BGA962

MAA[13..0] → MAA[13..0] <40>

A_BA[2..0] → A_BA[2..0] <40>

DQMA[7..0] → DQMA[7..0] <40>

QSA[7..0] → QSA[7..0] <40>

QSA[7..0] → QSA[7..0] <40>

ODTA0 → ODTA0 <40>

ODTA1 → ODTA1 <40>

CLKA0 → CLKA0# <40>

CLKA0B → CLKA0B# <40>

CLKA1 → CLKA1# <40>

CLKA1B → CLKA1B# <40>

RASA0B → RASA0B# <40>

RASA1B → RASA1B# <40>

CASA0B → CASA0B# <40>

CASA1B → CASA1B# <40>

CSA0B_0 → CSA0B_0 <40>

CSA0B_1 → CSA0B_1 <40>

CSA1B_0 → CSA1B_0 <40>

CSA1B_1 → CSA1B_1 <40>

CKEA0 → CKEA0 <40>

CKEA1 → CKEA1 <40>

WEA0B → WEA0B# <40>

WEA1B → WEA1B# <40>

RSVD#1 → RSVD#1 <40>

RSVD#2 → RSVD#2 <40>

RSVD#3 → RSVD#3 <40>

RSVD#5 → RSVD#5 <40>


RSVD#9 → RSVD#9 <40>

RSVD#11 → RSVD#11 <40>


MAA13 → MAA13 <40>

MAB13 → MAB13 <40>

Close to pin Y12



Close to pin AA12



+3VS_DELAY

TESTEN

AD28

AK10

TESTB

AK10

TESTB

AK10

TESTB

AK10

TESTB

AK10

TESTB

AK10

TESTB

AK10

TESTB

AK10

TESTB

AK10

TESTB

UVID

MEMORY INTERFACE B

MDB0	C5	DQB_0
MDB1	C3	DQB_1
MDB2	E3	DQB_2
MDB3	F1	DQB_3
MDB4	F1	DQB_4
MDB5	F3	DQB_5
MDB6	F5	DQB_6
MDB7	G4	DQB_7
MDB8	H5	DQB_8
MDB9	H6	DQB_9
MDB10	J4	DQB_10
MDB11	K6	DQB_11
MDB12	L4	DQB_12
MDB13	K5	DQB_13
MDB14	L6	DQB_14
MDB15	M1	DQB_15
MDB16	M3	DQB_16
MDB17	M5	DQB_17
MDB18	N4	DQB_18
MDB19	P6	DQB_19
MDB20	P5	DQB_20
MDB21	T6	DQB_21
MDB22	T1	DQB_22
MDB23	U4	DQB_23
MDB24	V6	DQB_24
MDB25	V1	DQB_25
MDB26	V3	DQB_26
MDB27	V3	DQB_27
MDB28	Y6	DQB_28
MDB29	Y1	DQB_29
MDB30	Y1	DQB_30
MDB31	Y5	DQB_31
MDB32	AA4	DQB_32
MDB33	AB6	DQB_33
MDB34	AB1	DQB_34
MDB35	AB3	DQB_35
MDB36	AD6	DQB_36
MDB37	AD1	DQB_37
MDB38	AD3	DQB_38
MDB39	AD5	DQB_39
MDB40	AF1	DQB_40
MDB41	AF3	DQB_41
MDB42	AF6	DQB_42
MDB43	AG4	DQB_43
MDB44	AH6	DQB_44
MDB45	AH6	DQB_45
MDB46	A14	DQB_46
MDB47	AK3	DQB_47
MDB48	AE3	DQB_48
MDB49	AE9	DQB_49
MDB50	AG8	DQB_50
MDB51	AG7	DQB_51
MDB52	AK9	DQB_52
MDB53	AL7	DQB_53
MDB54	AM8	DQB_54
MDB55	AM7	DQB_55
MDB56	AL4	DQB_56
MDB57	AK1	DQB_57
MDB58	AM6	DQB_58
MDB59	AM1	DQB_59
MDB60	AN4	DQB_60
MDB61	AP3	DQB_61
MDB62	AP1	DQB_62
MDB63	AP5	DQB_63

QSB_0/RDQSB_0	F6	QSB0
QSB_1/RDQSB_1	K3	QSB1
QSB_2/RDQSB_2	P3	QSB2
QSB_3/RDQSB_3	V5	QSB3
QSB_4/RDQSB_4	AB5	QSB4
QSB_5/RDQSB_5	AH1	QSB5
QSB_6/RDQSB_6	AJ9	QSB6
QSB_7/RDQSB_7	AM5	QSB7

QSB_8B/RDQSB_8	G7	QSB#0
QSB_9B/RDQSB_9	K1	QSB#1
QSB_10B/RDQSB_10	P1	QSB#2
QSB_11B/RDQSB_11	W4	QSB#3
QSB_12B/RDQSB_12	AC4	QSB#4
QSB_13B/RDQSB_13	AH3	QSB#5
QSB_14B/RDQSB_14	AJ8	QSB#6
QSB_15B/RDQSB_15	AM3	QSB#7


ODTB0	I7	ODTB0
ODTB1	W7	ODTB1
CLKB0	L9	CLKB0
CLKB0B	L8	CLKB0B
CLKB1	AD8	CLKB1
CLKB1B	AD7	CLKB1B
RASB0	T10	RASB0
RASB0B	Y10	RASB0B
CASB0	W10	CASB0
CASB0B	AA10	CASB0B
CSB0B_0	P10	CSB0B_0
CSB0B_1	L10	CSB0B_1
CSB1B_0	AD10	CSB1B_0
CSB1B_1	AC10	CSB1B_1

CKEB0	LJ10	CKEB0
CKEB1	AA11	CKEB1
WEB0B	N10	WEB0B
WEB1B	AB11	WEB1B


M9X@ RV54	4.7K_0402_5%
M9X@ RV132	0_0402_5%
M9X@ RV132	51_0402_5%
M9X@ RV59	10K_0402_5%

C.		
	Date:	Wednesday, May 19




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2008-09-25	Deciphered Date
2009-09-25		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size
Document Number	401871	Rev
Date	Wednesday, May 19, 2010	Sheet
39	of	52




Security Classification			Compal Secret Data		Title
Issued Date	2008-09-25	Deciphered Date	2009-09-25		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Compal Electronics, Inc. SCHEMATIC, MB A6054 Document Number 401871 Date: Wednesday, May 19, 2010
					Sheet 40 of 52 Rev B



GPU by the system BIOS		GPU by VBIOS
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]
0 0 0	128MB	1 0 0 (M25P05A)
0 0 1	256MB	
0 1 0	64MB	



External VGA Thermal Sensor



STRAPS

+3VS_DELAY

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	0
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA Controller ENABLED	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable External BIOS device	0
ROMIDCFG(2:0)	GPIO[13:11]	ROM Configurations	0 0 1
VIP_DEVICE_STRAP_ENA	VSYNC_DAC2	IGNORE VIP DEVICE STRAPS	0
AUD[1]	HSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	1 1
AUD[0]	VSYNC		
RSVD	HSYNC_DAC2		0
RSVD	GENERICC		0

AMD RESERVED CONFIGURATION STRAPS




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

HSYNC_DAC2 GENERICC




PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO_28_TDO GPIO21_BB_EN


STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 2,1,0
VRAM_ID[2:0]	DVPPDATA (2,1,0)	Park M2	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C	SA000032400	0 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	0 0 1
			1G 128Mx16 (x4)	HYN		0 1 0 (Reserve)
			1G 128Mx16 (x4)	SAM K4W2G1646B-HC12	SA00003M000	0 1 1 (Reserve)
		Madison M2	1G 64Mx16 (x8)	HYN H5TQ1G63BFR-12C	SA000032400	1 0 0
			1G 64Mx16 (x8)	SAM K4W1G1646E-HC12	SA000035700	1 0 1
			2G 128Mx16 (x8)	HYN		1 1 0 (Reserve)
			2G 128Mx16 (x8)	SAM K4W2G1646B-HC12	SA00003M000	1 1 1 (Reserve)




Security Classification	Compal Secret Data			Title		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6054		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				4	401871	B
				Date:	Wednesday, May 19, 2010	Sheet 42 of 52



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC,MB A6054		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev	
					401871	B	
				Date:	Wednesday, May 19, 2010	Sheet 43 of 52	




Rtmh at 90C = 7.87K, Rtm1 at 56C = 26.1K
Rset = 3 * 7.87K = 23.61K ==> 23.7K
Rhyst = (23.7K * 26.1K) / (3 * 26.1K - 23.7K) = 11.33K ==> 11.3K



PH2 near main Battery CONN :
BAT. thermal protection at 90 degree C
Recovery at 56 degree C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHMATIC,MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A	Document Number
				Rev B	401871
Date:		Wednesday, May 19, 2010		Sheet	44 of 52



CP mode
 $V_{acLim} = 2.39 * (R_b // 152K / (R_t // 152K + R_b // 152K))$
 $I_{input} = (1/PR49) * ((0.05 * V_{acLim}) / (2.39 + 0.05))$
 where $V_{acLim} = 0.6221V$, $I_{input} = 3.15A$
 $V_{acLim} = 1.09986V$, $I_{input} = 3.65A$
 $V_{acLim} = 0.7717V$, $I_{input} = 4.41A$
 $V_{acLim} = 0.4204V$, $I_{input} = 5.88A$

CC=0.25A~3.6A
 IREF=0.9133*Icharge
 IREF=0.228V~3.29V
 VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V

(75W) $I_{in} = 2.512 ADP_I$
 (120W) $I_{in} = 3.35 ADP_I$
 $V_{in} = 7.57 ADP_V$


$I_{ada} = 0 \sim 3.421A(65W)$ CP=3.15A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=high
 $I_{ada} = 0 \sim 3.947A(75W)$ CP=3.63A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=low
 $I_{ada} = 0 \sim 4.737A(90W)$ CP=4.36A PR49=0.015, PR72=53.6k, PR75=20k, PR35=unpop, PQ5=unpop
 $I_{ada} = 0 \sim 6.316A(120W)$ CP=5.81A PR49=0.015, PR72=8.25k, PR75=26.7k, PR35=unpop, PQ5=unpop
 CP= 92%*Iada

CCELLS	VDD	GND	Float
CELL number	4	3	2

A04712 Rds(on) = 15/18

Ipeak = 5A
Imax = 3.5A
F = 305K


Ipeak = 5A
Imax = 3.5A
F = 245K



Total capacitor 220uF
ESR = 15mohm


Total capacitor 220uF
ESR = 15mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC,MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401871	B	Rev	
Date	Wednesday, May 19, 2010	Sheet	46	of	52




Ipeak = 12A
Imax = 8.4A
F = 315K

Total capacitor 720uF
ESR = 6.3mohm




Ipeak = 11A
Imax = 7.7A
F = 315K

Total capacitor 1390uF
ESR = 2.73mohm



Security Classification	Compal Secret Data			Title	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	52
				47	



PIR (Product Improve Record)
NALAE LA-6054P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST
1	2009/12/14	33	Change JLEDB pin define as customer request
2	2009/12/14	25,28,30	Delete J00DB, JBT and JUSBB support pin
3	2009/12/14	33	Change JPOWER Pin2 from GND to NC
4	2009/12/15	28	Add R95 at JWLAN Pin5 for BT/WLAN combo Mini Card
5	2009/12/15	25,30	Change U11, U25 P/N from SA00002XX00 to SA000033H00
6	2009/12/15	28	Reverse JBT pin definition
7	2009/12/16	27	Change CC2 from 0.1u to 100P (SE071101J00), and add BOM structure @
8	2009/12/17	33	Cgange JPOWER footprint to ACES_87151-1207_12P (ZIF_上接點)
9	2009/12/17	33	Cgange JTPB footprint to P-TWO_161011-04021_4P-T (NO ZIF), and reverse pin definition
10	2009/12/17	33	Cgange JLEDB footprint to ACES_85201-1205N_12P (ZIF_上接點)
11	2009/12/17	25	Cgange JUSBB footprint to ACES_85201-20051_20P (ZIF_上接點)
12	2009/12/17	33	Change H36, H37 footprint from H_3P3 to H_3P8

Version Change List (P. I. R. List) for Power Circuit

Page# Item Title Solution Description

DVT : modification from EVT		
P47	change voltage divider to less than 10K	change PR104, PR111, PR112 to 10K; PR103 to 4.75K
P47	change 1.1V, 1.5V OCP value	change PR102, PR110 to 6.19K
P48	enlarge output cap	change PC88, PC89 to 22uF(SE0000000I10)
P49	don't use NIPPON cap	change PC98, PC99 to SF0000000S80
P49	pull high RTN1 1.5V	change PR150 to mount
P50	APW7138 pin6 is NC	change PR170, PC154, PC156 to unmount
P46	choke need to meet thermal module height	change PL6, PL7 to SH0000006380
P45	change system power from 90W to 120W	change PR72 to 8.25K, PR75 to 26.7K; PQ11 to mount
P49	production line request	change PC98, PC99 to 68uF; add PC160, PC161 68uF
P45	EMI request for ISN issue	add PC162, PC163, PC164 10uF 1206
P48	mount snubber circuit	mount PR165, PC91
P44	OTP setting common	change PR30 and PR31 to 19.6K; PR34 to 7.87K; PR33 to 8.66K
P48	change IC to low cost	change PU9 and PU11 to RT9173
P48	change VDDR(1.05V) circuit to switchable	add PR193, PR194, PR195 & PQ48
PVT : modification from DVT		
P49	cost down	change PC98, PC99, PC160, PC161 to SF0000000W00
P46	common circuit	change PC45 to 1uF
P46	common circuit	mount PC59
P46	change PQ29 solution	change PQ29 to DTC115EUA
P45	add 65W/75W selection circuit	Add PR35 and PQ5, unmount
P47	prevent OVP for HW's cost down	change PC66 to 390uF
P48	PCIE_OK pull high +3VS	add PR196=100K
P50	For 7138 output sensing stability	add PC165=1000p unmount
P45	EMI request for ISN issue	Add PC166, PC167, 10uF 1206
P46	EMI request for ISN issue	Add PC168, 10uF 1206
PreMP : modification from PVT		
P44	Thermal request change OTP	change PR30, PR31 to 23.7K; PR33, PR34 to 11.3K
P45	modify 65W/75W resistor	change PR72 to 53.6K; PR75 to 20K; mount PR35 and PQ5
P48	modify 1.05V voltage setting	change PR113 to 6.98K
P50	modify VGA_CORE Choke	change PL17 to SH12056BM00
P43	modify RTC circuit	