Compal confidential

Hamburg 10ADG

NALAE LA-6054P Schematics Document

Mobile AMD S1G4/ RS880M / SB820M

2009-02-04 Rev. 0.2

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.		
Title: SCHEMATIC,MB A6054		
Size: Custom	Document Number: 401871	Rev: B
Date: Wednesday, May 19, 2010	Sheet 1 of 52	

Compal Confidential

Model Name : NALAE

File Name : LA-6054P



Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size: Custom	Document Number: 401871	Rev: B
Date: Wednesday, May 19, 2010	Sheet 2 of 52	



Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: Custom | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 3 of 52

Voltage Rails

O : ON
X : OFF

power plane / State	B+ +3VL +5VL +RTCVCC	+5VALW +3VALW +1.1VALW	+1.5V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +1.05VS +0.75VS +VGA_CORE +VDDNB +CPU_CORE +NB_CORE
S0	0	0	0	0
S1	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :

: Digital Ground

: Analog Ground

@ : just reserve , no build

GPU	CPU	NB	VGA	SB	Comment
Manhattan	S1G4	RS880M	MADISON	SB820M	Madison@ or PARK@ +4PCS or 8PCS
	S1G4	RS880M	PARK	SB820M	
M96/M92	S1G4	RS880M	M96	SB820M	M9X@+M96@ or M92@ +4PCS or 8PCS
	S1G4	RS880M	M92	SB820M	

Platform	CPU	NB	VGA	SB	Comment
Danube					
	S1G4	RS880M	NA	SB820M	

BTO (Build-To-Order) Option Table

Function	BLUE TOOTH	HDMI				
Description	(B)	(Y)				
Explain						
BTO	BT@	H@				

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 X
DDR SO-DIMM 1	A2	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM I / II	CLK GEN	WLAN	LCD DDC ROM	HDMI DDC ROM
EC_SMB_CK1 EC_SMB_DA1	KB926	V						
EC_SMB_CK2 EC_SMB_DA2	KB926		V					
I2C_CLK I2C_DATA	RS880M						V	
DDC_CLK0 DDC_DATA0	RS880M							V
SCL0 SDA0	SB820			V	V			
SCL1 SDA1	SB820					V		

EC SM Bus1 address

Device	HEX	Address
Smart Battery	16H	0001 011X b
HDMI-CEC	34H	0011 010X b
EC KB926D4		

EC SM Bus2 address

Device	HEX	Address
ADI1032-1 CPU	98H	1001 100X b
ADI1032-2 VGA	9AH	1001 101X b
EC KB926D3		

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: Custom | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 4 of 52

+1.1VS

250 mil VLDT CAP. Near CPU Socket

C1 10U_0805_10V4Z
C2 10U_0805_10V4Z
C3 0.22U_0603_16V4Z
C4 0.22U_0603_16V4Z
C5 180P_0402_50V8J
C6 180P_0402_50V8J

<11> H_CADIP[0..15] H_CADIP[0..15]
<11> H_CADIN[0..15] H_CADIN[0..15]
H_CADOP[0..15] H_CADOP[0..15] <11>
H_CADON[0..15] H_CADON[0..15] <11>

+1.1VS

JCPUA

VLDT=500mA

HT LINK

		D1	VLDT_A0	VLDT_B0	AE2
		D2	VLDT_A1	VLDT_B1	AE3
		D3	VLDT_A2	VLDT_B2	AE4
		D4	VLDT_A3	VLDT_B3	AE5
H_CADIP0	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	H_CADOP0
H_CADIN0	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	H_CADON0
H_CADIP1	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	H_CADOP1
H_CADIN1	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	H_CADON1
H_CADIP2	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	H_CADOP2
H_CADIN2	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	H_CADON2
H_CADIP3	G1	L0_CADIN_H3	L0_CADOUT_H3	AA2	H_CADOP3
H_CADIN3	H1	L0_CADIN_L3	L0_CADOUT_L3	AA3	H_CADON3
H_CADIP4	J1	L0_CADIN_H4	L0_CADOUT_H4	W2	H_CADOP4
H_CADIN4	K1	L0_CADIN_L4	L0_CADOUT_L4	W3	H_CADON4
H_CADIP5	L3	L0_CADIN_H5	L0_CADOUT_H5	V1	H_CADOP5
H_CADIN5	L2	L0_CADIN_L5	L0_CADOUT_L5	U1	H_CADON5
H_CADIP6	L1	L0_CADIN_H6	L0_CADOUT_H6	U2	H_CADOP6
H_CADIN6	M1	L0_CADIN_L6	L0_CADOUT_L6	U3	H_CADON6
H_CADIP7	N3	L0_CADIN_H7	L0_CADOUT_H7	T1	H_CADOP7
H_CADIN7	N2	L0_CADIN_L7	L0_CADOUT_L7	R1	H_CADON7
H_CADIP8	F5	L0_CADIN_H8	L0_CADOUT_H8	AD4	H_CADOP8
H_CADIN8	E5	L0_CADIN_L8	L0_CADOUT_L8	AD3	H_CADON8
H_CADIP9	F3	L0_CADIN_H9	L0_CADOUT_H9	AD5	H_CADOP9
H_CADIN9	F4	L0_CADIN_L9	L0_CADOUT_L9	AC5	H_CADON9
H_CADIP10	G5	L0_CADIN_H10	L0_CADOUT_H10	AB4	H_CADOP10
H_CADIN10	H5	L0_CADIN_L10	L0_CADOUT_L10	AB3	H_CADON10
H_CADIP11	H3	L0_CADIN_H11	L0_CADOUT_H11	AB5	H_CADOP11
H_CADIN11	H4	L0_CADIN_L11	L0_CADOUT_L11	AA5	H_CADON11
H_CADIP12	K3	L0_CADIN_H12	L0_CADOUT_H12	Y5	H_CADOP12
H_CADIN12	K4	L0_CADIN_L12	L0_CADOUT_L12	W5	H_CADON12
H_CADIP13	L5	L0_CADIN_H13	L0_CADOUT_H13	V4	H_CADOP13
H_CADIN13	M5	L0_CADIN_L13	L0_CADOUT_L13	V3	H_CADON13
H_CADIP14	M3	L0_CADIN_H14	L0_CADOUT_H14	V5	H_CADOP14
H_CADIN14	M4	L0_CADIN_L14	L0_CADOUT_L14	U5	H_CADON14
H_CADIP15	N5	L0_CADIN_H15	L0_CADOUT_H15	T4	H_CADOP15
H_CADIN15	P5	L0_CADIN_L15	L0_CADOUT_L15	T3	H_CADON15

< From NB >

< To NB >

<11> H_CLKIP0	J3	L0_CLKIN_H0	L0_CLKOUT_H0	Y1	H_CLKOP0 <11>
<11> H_CLKIN0	J2	L0_CLKIN_L0	L0_CLKOUT_L0	W1	H_CLKON0 <11>
<11> H_CLKIP1	J5	L0_CLKIN_H1	L0_CLKOUT_H1	Y4	H_CLKOP1 <11>
<11> H_CLKIN1	K5	L0_CLKIN_L1	L0_CLKOUT_L1	Y3	H_CLKON1 <11>
<11> H_CTLIP0	N1	L0_CTLIN_H0	L0_CTLOUT_H0	R2	H_CTLOP0 <11>
<11> H_CTLIN0	P1	L0_CTLIN_L0	L0_CTLOUT_L0	R3	H_CTLON0 <11>
<11> H_CTLIP1	P3	L0_CTLIN_H1	L0_CTLOUT_H1	T5	H_CTLOP1 <11>
<11> H_CTLIN1	P4	L0_CTLIN_L1	L0_CTLOUT_L1	R5	H_CTLON1 <11>

FOX_PZ6382A-284S-41F_Champlian

+1.1VS +VLDT_B C7 10U_0805_10V4Z

< VLDT_A & VLDT_B : HyperTransport I/O ring power >

< FAN Control Circuit : Vout = 1.6 x Vset >

+5VS 1A

+FAN1 C1120 10U_0805_10V4Z

C1119 10U_0805_10V4Z

U31 APL5607KI-TRG_SO8 (EN, VIN, VOUT, VSET, GND)

<30> EN_DFAN1

@ C1121 1000P_0402_25V8J

+FAN1 JFAN @ACES_85204-0300N

+3VS R795 10K_0402_5%

FAN_SPEED1 <30>

@ C1122 0.01U_0402_25V7K

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: Custom	Document Number: 401871	Rev: B
Date: Wednesday, May 19, 2010	Sheet 5 of 52	

< DDR2 VREF is 0.5 ratio >

+1.5V

R1 1K_0402_1%

R2 1K_0402_1%

+MCH_REF

C9 0.1U_0402_16V7K

C8 1000P_0402_25V8

Place them close to CPU within 1"

R4 39.2_0402_1% MEM_P

R5 39.2_0402_1% MEM_N

+1.05VS

JCPUB

MEM:CMD/CTRL/CLK

< VTT regulator voltage >

PAD T1

< To SO_DIMMA >

< To SO_DIMMB >

FOX_PZ6382A-284S-41F_Champlian

< Processor DDR3 Memory Interface >

JCPUC

MEM:DATA

< From/To SO_DIMMB >

< From/To SO_DIMMA >

FOX_PZ6382A-284S-41F_Champlian

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 6 of 52

< Filtered PLL Supply Voltage >

+2.5VS — L1 FBM_L11_201209_300L_0805 — VDDA=300mA — +2.5VDDA

C11 150U_B2_6.3VM_R45M (@)

C12 4.7U_0805_10V4Z

C13 3300P_0402_50V7-K

C14 0.22U_0603_16V4Z

< 200-MHz PLL Reference Clock >

<19> CLK_CPU_BCLK — C16 3900P_0402_50V7K — CPU_CLKIN_SC_P

R10 169_0402_1%

<19> CLK_CPU_BCLK# — C15 3900P_0402_50V7K — CPU_CLKIN_SC_N

Address:100_1100 Place close to CPU wihtin 1.5"

JCPUD

FOX_PZ6382A-284S-41F_Champlian

+2.5VDDA — F8 VDDA1, F9 VDDA2

CPU_CLKIN_SC_P A9, CPU_CLKIN_SC_N A8 — CLKIN_H, CLKIN_L

LDT_RST# B7, H_PWRGD A7, LDT_STOP# F10 — RESET_L, PWROK, LDTSTOP_L, LDTREQ_L

T2 PAD C6

+1.5V R12 1K_0402_5% CPU_SIC AF4, +1.5V R14 1K_0402_5% CPU_SID AF5 — SIC, SID

AF6 ALERT_L

+1.1VS R15 44.2_0402_1% CPU_HTREF0 R6, R16 44.2_0402_1% CPU_HTREF1 P6 — HT_REF0, HT_REF1

<49> CPU_VDD0_RUN_FB_H — CPU_VDD0_RUN_FB_H F6

<49> CPU_VDD0_RUN_FB_L — CPU_VDD0_RUN_FB_L E6 — VDD0_FB_H, VDD0_FB_L

<49> CPU_VDD1_RUN_FB_H — CPU_VDD1_RUN_FB_H Y6

<49> CPU_VDD1_RUN_FB_L — CPU_VDD1_RUN_FB_L AB6 — VDD1_FB_H, VDD1_FB_L

CPU_DBRDY G10, CPU_TMS AA9, CPU_TCK AC9, CPU_TRST# AD9, CPU_TDI AF9 — DBRDY, TMS, TCK, TRST_L, TDI

CPU_TEST23 AD7 — TEST23

CPU_TEST18 H10, CPU_TEST19 G9 — TEST18, TEST19

CPU_TEST25H E9, CPU_TEST25L E8 — TEST25_H, TEST25_L

CPU_TEST21 AB8, CPU_TEST20 AE7, CPU_TEST24 AE7, CPU_TEST22 AE8, CPU_TEST12 AC8, CPU_TEST27 AF8 — TEST21, TEST20, TEST24, TEST22, TEST12, TEST27

R24 0_0402_5% C2, AA6 — TEST9, TEST6

A3 RSVD1, A5 RSVD2, B3 RSVD3, B5 RSVD4, C1 RSVD5

M11 VSS, W18 RSVD11

A9 CLKIN_H, A8 CLKIN_L

B7 RESET_L, A7 PWROK, F10 LDTSTOP_L, C6 LDTREQ_L

SIC AF4, SID AF5, ALERT_L AF6

R6 HT_REF0, P6 HT_REF1

F6 VDD0_FB_H, E6 VDD0_FB_L

Y6 VDD1_FB_H, AB6 VDD1_FB_L

G10 DBRDY, AA9 TMS, AC9 TCK, AD9 TRST_L, AF9 TDI

AD7 TEST23

H10 TEST18, G9 TEST19

E9 TEST25_H, E8 TEST25_L

AB8 TEST21, AE7 TEST20, AE7 TEST24, AE8 TEST22, AC8 TEST12, AF8 TEST27

C2 TEST9, AA6 TEST6

H18 RSVD10, H19 RSVD9, AA7 RSVD8, D5 RSVD7, C5 RSVD6

THERMTRIP_L AF6 CPU_THERMTRIP# R, PROCHOT_L AC7 CPU_PROCHOT#, MEMHOT_L AA8 PAD T3

THERMDC W7 THERMDC_CPU, THERMDA W8 THERMDA_CPU

route as differential as short as possible testpoint under package

VDDIO_FB_H W9, VDDIO_FB_L Y9

VDDNB_FB_H H6 CPU_VDDNB_RUN_FB_H, VDDNB_FB_L G6 CPU_VDDNB_RUN_FB_L

CPU_VDDNB_RUN_FB_H <49>

CPU_VDDNB_RUN_FB_L <49>

DBREQ_L F10 CPU_DBREQ#

TDO AF9 CPU_TDO

TEST28_H J7, TEST28_L H8

TEST17 D7 CPU_TEST17 PAD T4, TEST16 F7 CPU_TEST16 PAD T5, TEST15 F7 CPU_TEST15 PAD T6, TEST14 C7 CPU_TEST14 PAD T7

TEST7 C3, TEST10 K8

TEST8 C4

TEST29_H C9 CPU_TEST29_H_FBCLKOUT_P, TEST29_L C8 CPU_TEST29_L_FBCLKOUT_N — R25 80.6_0402_1%

< Serial VID Interface clock & data >

CPU_SVC A6 — CPU_SVC <49>

CPU_SVD A4 — CPU_SVD <49>

+1.5V — R6 10K_0402_5%, R7 1K_0402_5% — Q1 MMBT3904_NL_SOT23-3

CPU_THERMTRIP#_R — H_THERMTRIP# <20>

+1.5V — R11 300_0402_5% — CPU_PROCHOT# — @R13 0_0402_5% — H_PROCHOT# <19>

+1.5V — CPU_SVC 1K_0402_5% R19, CPU_SVD 1K_0402_5% R20

+1.5V — R22 510_0402_5% CPU_TEST25H, R28 1K_0402_5% CPU_TEST27

R27 510_0402_5% CPU_TEST25L

R29 1K_0402_5% CPU_TEST12

R30 1K_0402_5% CPU_TEST18

R31 1K_0402_5% CPU_TEST19

R32 1K_0402_5% CPU_TEST20

R33 1K_0402_5% CPU_TEST21

R34 1K_0402_5% CPU_TEST22

R265 1K_0402_5% CPU_TEST23

R35 1K_0402_5% CPU_TEST24

+1.5VS — R17 300_0402_5% — <19> LDT_RST# — LDT_RST# — @C17 0.01U_0402_25V7K

+1.5VS — R21 300_0402_5% — <19,49> H_PWRGD — H_PWRGD — @C19 0.1U_0402_16V7K

+1.5VS — R18 300_0402_5% — <12,19> LDT_STOP# — LDT_STOP# — @C18 0.01U_0402_25V7K

< HDT Connector >

JP2 SAMTEC_ASP-68200-07

+1.5V — R40 300_0402_5% CPU_DBREQ#

CPU_DBRDY

R39 220_0402_5% CPU_TCK

R38 220_0402_5% CPU_TMS

R37 220_0402_5% CPU_TDI

+1.5V — R36 220_0402_5% CPU_TRST#

CPU_TDO

+1.5V — LDT_RST#

< Thermal Sensor >

+3VS — C20 0.1U_0402_16V7K

C21 3300P_0402_50V7-K (@)

U1 ADM1032ARM-1 ZREEL_MSOP8

VDD 1, D+ 2 THERMDA_CPU, D- 3 THERMDC_CPU, THERM# 4

SCLK 8 EC_SMB_CK2 <30,42>

SDATA 7 EC_SMB_DA2 <30,42>

ALERT# 6, GND 5

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: Custom | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 7 of 52

VDD decoupling : +CPU_CORE



VDDIO decoupling : DDR SDRAM I/O ring power



C56 Co-layout with C75

C1124 Co-layout with C1125



VDDR decoupling.



+VDDNB decoupling : Northbridge power







Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 8 of 52

DIMM_A STD H:5.2 mm

<Address: 00>

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 9 of 52



DIMM_B STD H:9.2 mm

<Address: 01>

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 10 of 52



Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 11 of 52		



Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Compal Electronics, Inc.		
Title: SCHEMATIC,MB A6054		
Size: Custom	Document Number: 401871	Rev: B
Date: Wednesday, May 19, 2010	Sheet 12 of 52	



Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Compal Electronics, Inc.		
Title: SCHEMATIC,MB A6054		
Size: Custom	Document Number: 401871	Rev: B
Date: Wednesday, May 19, 2010	Sheet 13 of 52	



Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Title	*Compal Electronics, Inc.*		
	SCHEMATIC,MB A6054		
Size: Custom	Document Number: *401871*		Rev: B
Date: Wednesday, May 19, 2010	Sheet 14 of 52		

< RS880 VSYNC mux at CRT_VSYNC pull High to 3K >



< VSYNC : STRAP_DEBUG_BUS_GPIO_ENABLEb >

Enables the Test Debug Bus using GPIO.

1 : Disable (RX881, RS880)
0 : Enable (RX881, RS880)

PIN: RS880--> VSYNC#

< RS880 use register to control PCI-E configure >

< DFT_GPIO[4:2] : STRAP_PCIE_GPP_CFG[2:0] >

These pin straps are used to configure PCI-E GPP mode.
000 : 00001
001 : 00010
010 : 01011
011 : 00100
100 : 01010
101 : 01100
111 : 01011

< RS880 SUS_STAT# >



< SUS_SATA# : LOAD_EEPROM_STRAPS >

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880:SUS_STAT#

< RS880 use HSYNC to enable SIDE PORT (internal pull high) >



< HSYNC : STRAP_DEBUG_BUS_PCIE_ENABLEb >

RX881: Enables the Test Debug Bus using PCIE bus

1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

RS880: Enables Side port memory (RS780 use HSYNC#)

1. Disable (RS880)
0 : Enable (RS880)

Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Compal Electronics, Inc.		
Title: SCHEMATIC,MB A6054		
Size: Custom	Document Number: 401871	Rev: B
Date: Wednesday, May 19, 2010	Sheet 15 of 52	

< CRT CONNECTOR >



< SYNC SIGNAL >



< Display Data Channel >



FOR EMI

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 16 of 52		

LCD/PANEL BD. Conn.



< LVDS Connector >



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 17 of 52		



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 18 of 52		



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.	
Title	SCHEMATIC,MB A6054
Size: Custom	Document Number: 401871
Rev	B
Date: Wednesday, May 19, 2010	Sheet 19 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 20 of 52





Socket: SP07000F500 & SP07000H900



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 21 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 22 of 52

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1		GPIO200 GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	Inter CLK Gen Mode Enable DEFAULT	EC ENABLE	CLOCKGEN ENABLE DEFAULT		H,H = Reserved **H,L = SPI ROM (Default)** L,H = LPC ROM L,L = FWH ROM
PULL LOW	Performance MODE DEFAULT	FORCE PCIE GEN1 DEFAULT	WATCHDOG TIMER DISABLE DEFAULT	IGNORE DEBUG STRAP DEFAULT	Inter CLK Gen Mode Disable	EC DISABLE DEFAULT	CLOCKGEN DISABLE		



DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

		PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH		USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW		BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function

check default



Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 23 of 52		

< SATA HDD Conn >



< SATA ODD Conn >



eSATA/USB Conn







Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 24 of 52		


UL1
RTL8105E-GR QFN _6X6
LL1,CL13 will be changed to 2.2uH&4.7uF after EVT test
Layout Note: LL1 must be within 200mil to Pin36, CL13,CL9 must be within 4.7U_0603_6.3V6K 200mil to LL1 +LAN_REGOUT: Width =60mil
CL4,CL5,CL6,CL7 close to Pin 27,39,47,48
CL19,CL20,CL21,CL22 close to Pin 3,13,29,45
Close to Pin 21
+3VALW TO +3V_LAN
Vgs=-4.5V,Id=3A,Rds<97mohm
Reserved For 1.05V Crystal
CL11 close to pin42
LAN Conn.
JLAN
LIYO_101005-00803-3
Place these components colsed to LAN chip
LF-H1201P-2
Security Classification
Compal Secret Data
Issued Date
2009-02-12
Deciphered Date
2009-02-12
Compal Electronics, Inc.
SCHEMATIC,MB A6054
Document Number
401871
Rev B
Wednesday, May 19, 2010
Sheet 25 of 52



< 3 in 1 Card Reader >





Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 26 of 52		

< BlueTooth Interface, USB port6 >



< Bluetooth Connector >



< PCIe Mini Card for WLAN >



	BT on module Enable	BT on module Disable
BT_CRTL	HI	LO
BT_PWR#	LO	HI

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title	SCHEMATIC,MB A6054		
Size Custom	Document Number 401871		Rev B
Date: Wednesday, May 19, 2010	Sheet 27 of 52		

Codec



Beep sound



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	



Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Compal Electronics, Inc.			
Title	SCHEMATIC,MB A6054		
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 28 of 52		

Speaker Connector



HeadPhone/LINE Out JACK

Ext.MIC/LINE IN JACK









Audio & USB Sub-Board Conn.



Security Classification	Compal Secret Data		
Issued Date	2009-02-12	Deciphered Date	2009-02-12

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: B	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 29 of 52		



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size: Custom | Document Number: **401871** | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 30 of 52

< ROM Part >



< MDC 1.5 Conn >



< LPC Debug Port >

Please place the PAD under DDR DIMM.



< KEYBOARD Conn >

KSI[0..7] KSI[0..7] <30,32>
KSO[0..17] KSO[0..17] <30,32>



< For EMI >



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 31 of 52		

< Power Button for Debug >



< Power Button Circuit >



< TP on & off BTN on M/B>



Sub-B Connector







LED Circuit

DC-IN LED



HDD LED



SCREW





Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.			
Title: SCHEMATIC,MB A6054			
Size: Custom	Document Number: 401871		Rev: B
Date: Wednesday, May 19, 2010	Sheet 32 of 52		

< +5VALW TO +5VS >



< +1.5V TO +1.5VS >



< +3VALW TO +3VS >



< +1.1VALW TO +1.1VS >



< +1.1VALW TO +NB_CORE >



< Inversion of SYSON, SUSP#, VLDT_EN, EC_ON >







< Discharge circuit >



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 33 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 34 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
C	401871	B

Date: Wednesday, May 19, 2010 Sheet 35 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 36 of 52



Security Classification	@ Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 37 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 38 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 39 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 40 of 52



Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 41 of 52

STRAPS

GPU by the system BIOS		GPU by VBIOS
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]
0 0 0	128MB	1 0 0 (M25P05A)
0 0 1	256MB	
0 1 0	64MB	



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	0
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA DIS	GPIO9	VGA Controller ENABLED	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable External BIOS device	0
ROMIDCFG(2:0)	GPIO[13:11]	ROM Configurations	0 0 1
VIP_DEVICE_STRAP_ENA	VSYNC_DAC2	IGNORE VIP DEVICE STRAPS	0
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	1 1
RSVD	HSYNC_DAC2		0
RSVD	GENERICC		0



AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

HSYNC_DAC2 GENERICC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

GPIO_28_TDO GPIO21_BB_EN



STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 2,1,0
VRAM_ID[2:0]	DVPDATA (2,1,0)	Park M2	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C	SA000032400	0 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	0 0 1
			1G 128Mx16 (x4)	HYN		0 1 0 (Reserve)
			1G 128Mx16 (x4)	SAM K4W2G1646B-HC12	SA00003MQ00	0 1 1 (Reserve)
		Madison M2	1G 64Mx16 (x8)	HYN H5TQ1G63BFR-12C	SA000032400	1 0 0
			1G 64Mx16 (x8)	SAM K4W1G1646E-HC12	SA000035700	1 0 1
			2G 128Mx16 (x8)	HYN		1 1 0 (Reserve)
			2G 128Mx16 (x8)	SAM K4W2G1646B-HC12	SA00003MQ00	1 1 1 (Reserve)

External VGA Thermal Sensor



UV1 M92 XTX M92@

UV1 Madison MADISON@

UV1 Park PARK@

Security Classification	Compal Secret Data		
Issued Date	2008-09-25	Deciphered Date	2009-09-25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: Custom | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 42 of 52





Vin Detector

High	18.384	17.901	17.430
Low	17.728	17.257	16.976



RTC Battery



SP093MX0000





(5A,200mils, Via NO.= 10)
OCP(min) = 7.7A



(5A,200mils, Via NO.= 10)
OCP(min) = 7.9A



(120mA,40mils, Via NO.= 1)



(1A,40mils, Via NO.= 2)



(12A,480mils, Via NO.= 24)
OCP(min) = 18.7A



(11A,440mils ,Via NO.= 22)
OCP(min) = 19.16A



(2.5A,100mils, Via NO.= 5)



(1.5A,60mils, Via NO.= 3)



(100mA,40mils ,Via NO.= 2)



(1A,40mils ,Via NO.= 2)



(4A,160mils ,Via NO.= 8)



(2.5A,100mils, Via NO.= 5)



(20A,800mils ,Via NO.= 40)
OCP(min) = 20.14A

Precharge detector
15.97V/14.84V FOR ADAPTOR

Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.

Title	SCHEMATIC,MB A6054
Size	Document Number: 401871
Rev	B
Date:	Wednesday, May 19, 2010
Sheet	43 of 52



PH1 under CPU botten side :
CPU thermal protection at 90 degree C
Recovery at 56 degree C

Rset = 3 * Rtmh
Rhyst = (Rset* Rtml) / (3*Rtml - Rset)

Rtmh at 90C = 7.87K, Rtml at 56C = 26.1K
Rset = 3 * 7.87K = 23.61K ==> 23.7K
Rhyst = (23.7K * 26.1K) / (3 * 26.1K - 23.7K) = 11.33K ==> 11.3K





PH2 near main Battery CONN :
BAT. thermal protection at 90 degree C
Recovery at 56 degree C

Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: C | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 44 of 52



CP mode
Vaclim=2.39*(Rb//152K/(Rt//152K+Rb//152K))

Iinput=(1/PR49)((0.05*Vaclm)/2.39+0.05)
where Vaclm=0.6221V, Iinput=3.15A
Vaclm=1.09986V, Iinput=3.65A
Vaclm=0.7717V, Iinput=4.41A
Vaclm=0.4204V, Iinput=5.88A

(75W) Iin = 2.512 ADP_I
(120W) Iin = 3.35 ADP_I
Vin = 7.57 ADP_V

CC=0.25A~3.6A
IREF=0.9133*Icharge
IREF=0.228V~3.29V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445

Vcell	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V

Iada=0~3.421A(65W) CP=3.15A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=high
Iada=0~3.947A(75W) CP=3.63A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=low
Iada=0~4.737A(90W) CP=4.36A PR49=0.015, PR72=53.6k, PR75=20k, PR35=unpop, PQ5=unpop
Iada=0~6.316A(120W) CP=5.81A PR49=0.015, PR72=8.25k, PR75=26.7k, PR35=unpop, PQ5=unpop
CP= 92%*Iada

CELLS	VDD	GND	Float
CELL number	4	3	2

Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size: Custom | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 45 of 52



Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 Sheet 46 of 52



Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.	
Title	SCHEMATIC,MB A6054
Size	Document Number: 401871 — Rev: B
Date: Wednesday, May 19, 2010	Sheet 47 of 52



VDDR_SW	VDDR
HIGH	1.05V
LOW	0.9V





Madison / Park PCIE : 1.0V	M96 / M92 PCIE : 1.1V
PR170 = 7.32K	PR170 = 4.75K



Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.

Title: SCHEMATIC,MB A6054

Size | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 48 of 52



Security Classification	Compal Secret Data		
Issued Date	2008/9/25	Deciphered Date	2009/9/25

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size	Document Number	Rev
Custom	401871	B

Date: Wednesday, May 19, 2010 | Sheet 49 of 52



Ipeak =20A
Imax = 14A
F = 231K

Total capacitor 1170uF
ESR = 3.33mohm

VFB(0.6)=Vout*Rbottom/(Rtop+Rbottom)

SEL1	SEL0	Madison/Park voltage	M96/M92 voltage
L	L	1.2	1.2
L	H	1.12	1.0
H	L	0.95	0.95
H	H	0.9	0.9

FSW=1/(75E-12*57.6K)=231.48KHz

Madison Park	M96 M92
PR183 = 28K	PR183 = 12K

Security Classification	Compal Secret Data		
Issued Date	2008/10/23	Deciphered Date	2009/10/23

Compal Electronics, Inc.

Title: **SCHEMATIC,MB A6054**

Size: Custom | Document Number: 401871 | Rev: B

Date: Wednesday, May 19, 2010 | Sheet 50 of 52

PIR (Product Improve Record)

NALAE LA-6054P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST
1	2009/12/14	33	Change JLEDB pin define as customer request
2	2009/12/14	25,28,30	Delete JODDB, JBT and JUSBB support pin
3	2009/12/14	33	Change JPOWER Pin2 from GND to NC
4	2009/12/15	28	Add R95 at JWLAN Pin5 for BT/WLAN combo Mini Card
5	2009/12/15	25,30	Change U11, U25 P/N from SA00002XX00 to SA000033H00
6	2009/12/15	28	Reverse JBT pin definition
7	2009/12/16	27	Change CC2 from 0.1u to 100P (SE071101J80), and add BOM structure @
8	2009/12/17	33	Cgange JPOWER footprint to ACES_87151-1207_12P (ZIF_上接點)
9	2009/12/17	33	Cgange JTPB footprint to P-TWO_161011-04021_4P-T (NO ZIF), and reverse pin definition
10	2009/12/17	33	Cgange JLEDB footprint to ACES_85201-1205N_12P (ZIF_上接點)
11	2009/12/17	25	Cgange JUSBB footprint to ACES_85201-20051_20P (ZIF_上接點)
12	2009/12/17	33	Change H36, H37 footprint from H_3P3 to H_3P8

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2007/5/18	Deciphered Date	2008/5/18
Title	SCHEMATIC,MB A6054		
Size	Document Number 401871		Rev B
Date: Wednesday, May 19, 2010	Sheet 51 of 52		

Version Change List (P. I. R. List) for Power Circuit

Page#	Item Title	Solution Description
DVT : modification from EVT		
P47	change voltage divider to less than 10K	change PR104, PR111, PR112 to 10K; PR103 to 4.75K
P47	change 1.1V, 1.5V OCP value	change PR102, PR110 to 6.19K
P48	enlarge output cap	change PC88, PC89 to 22uF(SE000000I10)
P49	don't use NIPPON cap	change PC98, PC99 to SF000000S80
P49	pull high RTN1 1.5V	change PR150 to mount
P50	APW7138 pin6 is NC	change PR179, PC154, PC156 to unmount
P46	choke need to meet thermal module height	change PL6, PL7 to SH000006380
P45	change system power from 90W to 120W	change PR72 to 8.25K, PR75 to 26.7K; PQ11 to mount
P49	production line request	change PC98, PC99 to 68uF; add PC160, PC161 68uF
P45	EMI request for ISN issue	add PC162, PC163, PC164 10uF 1206
P48	mount snubber circuit	mount PR165, PC91
P44	OTP setting common	change PR30 and PR31 to 19.6K; PR34 to 7.87K; PR33 to 8.66K
P48	change IC to low cost	change PU9 and PU11 to RT9173
P48	change VDDR(1.05V) circuit to switchable	add PR193, PR194, PR195 & PQ48
PVT : modification from DVT		
P49	cost down	change PC98, PC99, PC160, PC161 to SF000000W00
P46	common circuit	change PC45 to 1uF
P46	common circuit	mount PC59
P46	change PQ29 solution	change PQ29 to DTC115EUA
P45	add 65W/75W selection circuit	Add PR35 and PQ5, unmount
P47	prevent OVP for HW's cost down	change PC66 to 390uF
P48	PCIE_OK pull high +3VS	add PR196=100K
P50	For 7138 output sensing stability	add PC165=1000p unmount
P45	EMI request for ISN issue	Add PC166, PC167, 10uF 1206
P46	EMI request for ISN issue	Add PC168, 10uF 1206
PreMP : modification from PVT		
P44	Thermal request change OTP	change PR30, PR31 to 23.7K; PR33, PR34 to 11.3K
P45	modify 65W/75W resistor	change PR72 to 53.6K; PR75 to 20K; mount PR35 and PQ5
P48	modify 1.05V voltage setting	change PR113 to 6.98K
P50	modify VGA_CORE Choke	change PL17 to SH12056BM00
P43	modify RTC circuit	

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2007/5/18	Deciphered Date	2008/5/18
Title			SCHEMATIC,MB A6054
Size	Document Number		Rev B
	401871		
Date: Wednesday, May 19, 2010		Sheet 52 of 52	