


PHRAA

Superior 10/10G

LA-7211P REV 1.0 Schematic

**Intel Processor(Sandy Bridge) / PCH(Cougar Point)
2011-01-31 Rev 1.0**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A7211	
				Document Number	
Date: Monday, February 28, 2011				Sheet 1 of 59	Rev B



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	REV B
				4019BD	
				Date	Monday, February 28, 2011
				Sheet	3 of 69

(0 MEANS ON X MEANS OFF)

1

2

3















4

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--


1

2

34[illegible][illegible]4[illegible]









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019BD	
				Date: Monday, February 28, 2011	Sheet 5 of 59




Intel(R) FDI

PCI EXPRESS* - GRAPHICS




PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)

eDP_COMP signals should be shorted near balls and routed with typical impedance <25m ohm



Close to CPU



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date	Monday, February 28, 2011
				Sheet	6 of 59

POWER

94A (Quad Core 45W)
53A (SV 35W)

8.5A

PEG AND DDR

SVID


SENSE LINES

VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100



VIDALERT#
VIDSClk
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE




Bottom Socket Cavity x 5




+1.05VS_VCCP Decoupling:
2X 330U (6m ohm), 12X 22U

+CPU_CORE Decoupling:
4X 470U (4m ohm), 16X 22U, 10X 10U


Bottom Socket Cavity




Top Socket Edge




Top Socket Cavity



Co-Lay with C2, C5, C7, C9



TOP Socket Edge




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BD
				Date: Monday, February 28, 2011	Rev B
				Sheet 8 of 59	

+GFX_CORE Decoupling:
2X 470U (4m ohm), 12X 22U




Bottom Socket Edge
Co-layer for Cost Down Plan




Bottom Socket Cavity

Top Socket Cavity



VCCPLL Decoupling:
1X 330U (6m ohm), 1X 10U, 2x1U



POWER

SENSE LINES

VREF

DDR3 -1.5V RAILS

SA RAIL



MISC

1.8V RAIL


Sandy Bridge_PGA_RevOp61

VAXG1
VAXG2
VAXG3
VAXG4
VAXG5
VAXG6
VAXG7
VAXG8
VAXG9
VAXG10
VAXG11
VAXG12
VAXG13
VAXG14
VAXG15
VAXG16
VAXG17
VAXG18
VAXG19
VAXG20
VAXG21
VAXG22
VAXG23
VAXG24
VAXG25
VAXG26
VAXG27
VAXG28
VAXG29
VAXG30
VAXG31
VAXG32
VAXG33
VAXG34
VAXG35
VAXG36
VAXG37
VAXG38
VAXG39
VAXG40
VAXG41
VAXG42
VAXG43
VAXG44
VAXG45
VAXG46
VAXG47
VAXG48
VAXG49
VAXG50
VAXG51
VAXG52
VAXG53
VAXG54

+V_SM_VREF should have 20 mil trace width



+VCCSA Decoupling:
1X 330U (6m ohm), 3X 10U



Bottom Socket Edge

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8


VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8


VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8

VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.75 V
1	1	0.65 V



For Sandy Bridge

Reserve if to follow CRB 1.0.







DDR3 SO-DIMM A Reverse Type





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A7211			
Size		Document Number		Rev		Date		Monday, February 28, 2011			
		4019BD		B				Sheet 11 of 59			









EDP is supported
only on IFPD

















EDP
HDMI



LVDS/TMDS

NC

Part 4 of 7




Security Classification		Compal Secret Data		Title	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Document Number	Rev B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				4019BD	
Date		Monday, February 28, 2011		Sheet	14 of 59

For PHQAA EVT Phase only			
Mode	VID1	VID0	+VGA_CORE
P0(Cold)	1	1	0.95 V
P0	0	1	0.950V
P8/P12	0	0	0.825 V


N12M-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	606	790	1.00 V
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GS Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD




32A for N11E-GE1-LP
28A for N11P-GE1
16A for N11M-GE1 & N11M-OP1
14A for N11M-GE2




- CV225 22U_0603_6.3V6M @
- CV226 22U_0603_6.3V6M @
- CV57 330U 2.5V_M_R17 OPT@
- CV10 47U_0805_4V6 OPT@
- CV60 10U_0603_6.3V6M OPT@
- CV51 4.7U_0603_6.3V6K OPT@
- CV44 0.22U_0402_6.3V6K OPT@
- CV55 0.22U_0402_6.3V6K OPT@
- CV63 0.1U_0402_16V7K OPT@
- CV85 0.047U_0402_25V6K OPT@
- CV70 0.022U_0402_25V7K OPT@
- CV123 0.022U_0402_25V7K OPT@
- CV75 0.01U_0402_25V7K OPT@
- CV77 0.01U_0402_25V7K OPT@
- CV79 0.01U_0402_25V7K OPT@
- CV125 0.01U_0402_25V7K OPT@
- CV227 22U_0603_6.3V6M @
- CV58 330U 2.5V_M_R17 OPT@
- CV43 22U_0805_6.3V6M OPT@
- CV61 10U_0603_6.3V6M OPT@
- CV62 1U_0402_6.3V6K OPT@
- CV52 0.22U_0402_6.3V6K OPT@
- CV59 0.1U_0402_16V7K OPT@
- CV64 0.047U_0402_25V6K OPT@
- CV71 0.022U_0402_25V7K OPT@
- CV74 0.01U_0402_25V7K OPT@
- CV76 0.01U_0402_25V7K OPT@
- CV78 0.01U_0402_25V7K OPT@
- CV124 0.01U_0402_25V7K OPT@

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB A7211					
						Document Number		4019BD		Rev B	
						Date:		Monday, February 28, 2011		Sheet 15 of 59	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019BD
				Date:	Monday, February 28, 2011
				Sheet	17 of 59




<22,23> MDB[0..63]

RV58
40.2_0402_1%
OPT@

RV59
40.2_0402_1%
OPT@

RV60
60.4_0402_1%
OPT@



RV61
10K_0402_5%
OPT@


RV105
60.4_0402_1%
OPT@

MDB0 B13 FBC_D0
MDB1 D13 FBC_D1
MDB2 A14 FBC_D2
MDB3 C16 FBC_D3
MDB4 C16 FBC_D4
MDB5 B16 FBC_D5
MDB6 A17 FBC_D6
MDB7 D16 FBC_D7
MDB8 C13 FBC_D8
MDB9 B11 FBC_D9
MDB10 A11 FBC_D10
MDB11 A11 FBC_D11
MDB12 C10 FBC_D12
MDB13 C8 FBC_D13
MDB14 B8 FBC_D14
MDB15 A8 FBC_D15
MDB16 F8 FBC_D16
MDB17 F8 FBC_D17
MDB18 F10 FBC_D18
MDB19 E9 FBC_D19
MDB20 F12 FBC_D20
MDB21 D8 FBC_D21
MDB22 D11 FBC_D22
MDB23 F11 FBC_D23
MDB24 D12 FBC_D24
MDB25 E13 FBC_D25
MDB26 B13 FBC_D26
MDB27 F14 FBC_D27
MDB28 F15 FBC_D28
MDB29 F16 FBC_D29
MDB30 F16 FBC_D30
MDB31 F17 FBC_D31
MDB32 D29 FBC_D32
MDB33 F27 FBC_D33
MDB34 F28 FBC_D34
MDB35 E28 FBC_D35
MDB36 D26 FBC_D36
MDB37 E25 FBC_D37
MDB38 D24 FBC_D38
MDB39 E25 FBC_D39
MDB40 E32 FBC_D40
MDB41 F32 FBC_D41
MDB42 D33 FBC_D42
MDB43 F31 FBC_D43
MDB44 C33 FBC_D44
MDB45 F29 FBC_D45
MDB46 D30 FBC_D46
MDB47 F29 FBC_D47
MDB48 B29 FBC_D48
MDB49 C31 FBC_D49
MDB50 C29 FBC_D50
MDB51 B31 FBC_D51
MDB52 C32 FBC_D52
MDB53 B32 FBC_D53
MDB54 B35 FBC_D54
MDB55 B34 FBC_D55
MDB56 A29 FBC_D56
MDB57 B28 FBC_D57
MDB58 A28 FBC_D58
MDB59 C28 FBC_D59
MDB60 C26 FBC_D60
MDB61 D25 FBC_D61
MDB62 B25 FBC_D62
MDB63 A25 FBC_D63

UVIC

Part 3 of 7

MEMORY INTERFACE C




GB2-128 Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date:	Monday, February 28, 2011
				Sheet	19 of 59

Memory Partition A - Lower 32 bits




DATA Bus	
Address	0..31 32..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15
	BA2

Memory Partition A - Upper 32 bits




Memory Partition C - Lower 32 bits



GB2-128
Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



Memory Partition C - Upper 32 bits



GB2-128

E - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



GPU	DDR3 Type	VRAM		RAMCFG[3..0]		RV93
N12P-GS	64M16 900MHZ	Hynix H5TQ1G63DFR-11C	512MB	0010	PD 15K	SD034154280
		SA000041S20	1GB	0010	PD 15K	SD034154280
		Samsung K4W1G1646E-HC11	512MB	0011	PD 20K	SD034200280
		SA000041T00	1GB	0011	PD 20K	SD034200280
	128M16 900MHZ	Hynix H5TQ2G63BFR-11C	1GB	0110	PD 34.8K	SD034348280
		SA00003YO00	2GB	0110	PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC11	1GB	0111	PD 45.3K	SD034453280
		SA000047Q00	2GB	0111	PD 45.3K	SD034453280
N12P-GV	64M16 800MHZ	Hynix H5TQ1G63DFR-12C	512MB	0010	PD 15K	SD034154280
		SA0000324C0				
	128M16 800MHZ	Samsung K4W1G1646G-BC12	512MB	0011	PD 20K	SD034200280
		SA00004HS00				
		Hynix H5TQ2G63BFR-12C	1GB	0110	PD 34.8K	SD034348280
		SA00003VS00				
	Samsung K4W2G1646C-HC12	1GB	0111	PD 45.3K	SD034453280	

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_S0	+3VS_DGPU	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

GPU	DeviceID	ROM_SCLK	STRAP2
N12P-GS	0x0DF4	Pull up 15K	Pull down 25K
N12P-GV	0x1050	Pull up 15K	Pull down 5K

SUB_VENDOR		XCLK_417	
0	No VBIOS ROM (Default)	0	277MHz (Default)
1	BIOS ROM is present	1	Reserved
FB_0_BAR_SIZE		USER Straps	
0	256MB (Default)	User[3:0]	
1	Reserved	1000-1100	Customer defined
3GIO_PADCFG		PEX_PLL_EN_TERM	
3GIO_PADCFG[3:0]		0	Disable (Default)
0110		1	Enable
SLOT_CLOCK_CFG			
0	GPU and MCH don't share a common reference clock		
1	GPU and MCH share a common reference clock (Default)		
SMBUS_ALT_ADDR		VGA_DEVICE	
0	0x9E (Default)	0	3D Device
1	0x9C (Multi-GPU usage)	1	VGA Device (Default)

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A7211			
								Document Number		Rev B	
								4019BD			
								Date: Monday, February 28, 2011		Sheet 24 of 59	

OPTIMUS

Close to LVDS Connector

DISCRETE

Signal	Pin	Value
<14> VGA_TXOUT0+	1	DISLVDS@ 0.0402_5%
<14> VGA_TXOUT0-	1	DISLVDS@ 0.0402_5%
<14> VGA_TXOUTI+	1	DISLVDS@ 0.0402_5%
<14> VGA_TXOUTI-	1	DISLVDS@ 0.0402_5%
<14> VGA_TXOUT2+	1	DISLVDS@ 0.0402_5%
<14> VGA_TXOUT2-	1	DISLVDS@ 0.0402_5%
<14> VGA_TXCLK+	1	DISLVDS@ 0.0402_5%
<14> VGA_TXCLK-	1	DISLVDS@ 0.0402_5%
<14> VGA_EDID_CLK	1	DISLVDS@ 0.0402_5%
<14> VGA_EDID_DATA	1	DISLVDS@ 0.0402_5%
<14> VGA_ENVDD	1	DIS@ 0.0402_5%
<14> VGA_ENBKL	1	DIS@ 0.0402_5%

LCD/PA

W=20mils

Signal	Pin	Value
+3V50	1	CMS 0.0603_5%
+3V50	2	CMS 0.0603_5%
USB20 P11 R	3	
USB20 N11 R	4	
LVDS_TXOUT0+	5	
LVDS_TXOUT0-	6	
LVDS_TXOUTI+	7	
LVDS_TXOUTI-	8	
LVDS_TXOUT2+	9	
LVDS_TXOUT2-	10	
LVDS_TXCLK+	11	
LVDS_TXCLK-	12	
LVDS_EDID_CLK	13	
LVDS_EDID_DATA	14	
LVDS_TZOUT0+	15	
LVDS_TZOUT0-	16	
LVDS_TZOUTI+	17	
LVDS_TZOUTI-	18	
LVDS_TZOUT2+	19	
LVDS_TZOUT2-	20	
BKOFF# R	21	
+LCD_INV	22	
+LCD_INV	23	
+LCD_INV	24	
+LCD_INV	25	
+LCD_INV	26	
+LCD_INV	27	
+LCD_INV	28	
+LCD_INV	29	
+LCD_INV	30	
+LCD_INV	31	
+LCD_INV	32	
+LCD_INV	33	
+LCD_INV	34	
+LCD_INV	35	
+LCD_INV	36	
+LCD_INV	37	
+LCD_INV	38	
+LCD_INV	39	
+LCD_INV	40	
+LCD_INV	41	

Close to LVDS Connector

DISCRETE for Dual Chancel Panel

Signal	Pin	Signal	Pin
<14> VGA_TZOUT0+	R500	LVDS_TZOUT0+	1
<14> VGA_TZOUT0-	R501	LVDS_TZOUT0-	2
<14> VGA_TZOUT1+	R502	LVDS_TZOUT1+	3
<14> VGA_TZOUT1-	R503	LVDS_TZOUT1-	4
<14> VGA_TZOUT2+	R504	LVDS_TZOUT2+	5
<14> VGA_TZOUT2-	R505	LVDS_TZOUT2-	6
<14> VGA_TZCLK+	R507	LVDS_TZCLK+	7
<14> VGA_TZCLK-	R508	LVDS_TZCLK-	8

Reserve f

<32> USB20_N11

<32> USB20_P11

R78

L55

WCM-20

R96

DISCRETE for Full-HD and 3D eDP Panel

TXOUT0+/-

<14> VGA_EDP_TX0+ C880 1 0.1U 0402 16V7K LVDS TXOUT0+
 <14> VGA_EDP_TX0- C881 1 0.1U 0402 16V7K LVDS TXOUT0-
 <14> VGA_EDP_TX1+ C882 1 0.1U 0402 16V7K LVDS TXOUT1+
 <14> VGA_EDP_TX1- C883 1 0.1U 0402 16V7K LVDS TXOUT1-
 <14> VGA_EDP_TX2+ C884 1 0.1U 0402 16V7K LVDS TXOUT2+
 <14> VGA_EDP_TX2- C885 1 0.1U 0402 16V7K LVDS TXOUT2-
 <14> VGA_EDP_TX3+ C886 1 0.1U 0402 16V7K LVDS TXCLK+
 <14> VGA_EDP_TX3- C887 1 0.1U 0402 16V7K LVDS TXCLK-

EDID

<14> VGA_EDP_AUX C888 1 0.1U 0402 16V7K LVDS EDID_CLK
 <14> VGA_EDP_AUX C889 1 0.1U 0402 16V7K LVDS EDID_DATA

Panel Signals

<31> PCH_PWM
 <13> VGA_BL_PWM

Close to LVDS Connector

Close to LVDS Connector

LCD/PANEL BD. Conn.

W=20mils

CAM@ 0.1U 0402 16V4Z

+3VSO CAM@ 2 +3VS LVDS CAM 0.0603 5%

R388 1

USB20 P11 R 1

USB20 N11 R 2

LVDS TXOUT0+ 3

LVDS TXOUT0- 4

LVDS TXOUT1+ 5

LVDS TXOUT1- 6

LVDS TXOUT2+ 7

LVDS TXOUT2- 8

LVDS TZOUT0+ 9

LVDS TZOUT0- 10

LVDS TZOUT1+ 11

LVDS TZOUT1- 12

LVDS TZOUT2+ 13

LVDS TZOUT2- 14

LVDS EDID CLK 15

LVDS EDID DATA 16

INT MIC CLK 17

INT MIC DATA 18

LED PWM 19

+3VS LVDSDDC 20

LVDS TZOUT0+ 21

LVDS TZOUT0- 22

LVDS TZOUT1+ 23

LVDS TZOUT1- 24

LVDS TZOUT2+ 25

LVDS TZOUT2- 26

BKOFF# R 27

+LCD_INV 28

+LCD_INV 29

GND 30

GND 31

GND 32

GND 33

GND 34

GND 35

GND 36

GND 37

GND 38

GND 39

GND 40

GND 41

GND 42

ACES_87242-4001-0@

D64

AZ5125-02S.R7G_SOT23-3

INT_MIC_CLK <43>



INT_MIC_DATA <43>

INVT_PWM <44>

3A

C226 0.1U 0402 16V4Z

4.7U 0805 10V4Z



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019BD	B
				Date:	Monday, February 28, 2011	Sheet 25 of 59

OPTIMUS




<31> UMA_CRT_R	1 OPT0 2	CRT_R
<31> UMA_CRT_G	1 OPT0 2	CRT_G
<31> UMA_CRT_B	1 OPT0 2	CRT_B
<31> UMA_CRT_HSYNC	1 OPT0 2	CRT_HSYNC
<31> UMA_CRT_VSYNC	1 OPT0 2	CRT_VSYNC
<31> UMA_CRT_CLK	1 OPT0 2	CRT_CLK
<31> UMA_CRT_DATA	1 OPT0 2	CRT_DATA

Close to CRT Connector



DISCRETE

<13> VGA_CRT_R	1 DIS0 2	CRT_R
<13> VGA_CRT_G	1 DIS0 2	CRT_G
<13> VGA_CRT_B	1 DIS0 2	CRT_B
<13> VGA_CRT_HSYNC	1 DIS0 2	CRT_HSYNC
<13> VGA_CRT_VSYNC	1 DIS0 2	CRT_VSYNC
<13> VGA_CRT_CLK	1 DIS0 2	CRT_CLK
<13> VGA_CRT_DATA	1 DIS0 2	CRT_DATA

Close to CRT Connector




CRT CONNECTOR





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	40198D
				Date	Monday, February 28, 2011
				Sheet	26 of 59




HDMI CEC Controller







Address: 0011010X




For DISCRETE








For Optimus





HDMI Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BD	Rev B
				Date	Monday, February 28, 2011
				Sheet	27 of 59













For Optimus



Boot BIOS Strap		
RF_OFF#	PCH_GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *

A16 Swap Override Strap	
WL_OFF#	
*	Low= A16 swap override Enable High= A16 swap override Disable



For Optimus

USB-RIGHT1
USB-RIGHT2
USB-Left1

IR Emitter



USB port6 and port7 are disabled on HM65

Finger Fingerprint
WiMax
TV Tuner #1
Int. Camera
3G/ TV tuner #2


Within 500 mils


USB-Right
USB-Left

DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH Set to VSS when LOW




Security Classification		Compal Secret Data		Title	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A7211	
Document Number				4019BD	
Date				Monday, February 28, 2011	
Sheet				32 of 59	







PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_SUS	5	0.001
VCC3_3	3.3	0.266
VCCDAC	3.3	0.001
VCCADPLL	1.05	0.08
VCCADPLL	1.05	0.08
VCCCORE	1.05	1.3
VCCDMI	1.05	0.042
VCCIO	1.05	2.925
VCCASW	1.05	1.01
VCCSPI	3.3	0.02
VCCDSW	3.3	0.002
VCCDFTerm	1.8	0.19
VCCRTC	3.3	6 uA
VCCSUS3_3	3.3 / 1.5	0.01
VCCVRM	1.5	0.16
VCCCLKDMI	1.05	0.02
VCCSSC	1.05	0.095
VCCDIFFCLKN	1.05	0.055
VCCALVDS	3.3	0.001
VCCTX_LVDS	1.8	0.06




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/01/31				Deciphered Date			
2011/01/31				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
4019BD				4019BD				B			
Date				Monday, February 28, 2011				Sheet			
34				of				59			







SATA HDD Conn.




SATA 2nd HDD Conn.




SATA ODD Conn



USB Board@ Right Side




USB Board@ Left Side




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BD	
				Date	Monday, February 28, 2011
				Sheet	37 of 59


IR Emitter Connector



B-CAS Circuit




Finger printer





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title SCHEMATIC, MB A7211			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B	
					4019BD		
				Date:	Monday, February 28, 2011	Sheet 38 of 59	






Slot 1 Half PCIe Mini Card-WLAN/ WiMax



WLAN&BT Combo module circuits		
	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_ON#	L	H





Slot 2 Full PCIe Mini Card- 3G/ TV Tuner
Half PCIe Mini Card- JET



USB Sleep & Charge
Auto-Mode
Mode3/Mode4


MAX14566B		
CB0 SLP_CHG_M4	CB1 (CEN#) SLP_CHG_M3	STATUS
0	0	AUTO MODE
0	1	Force Dedicated charger mode (MODE3)
1	X	Pass-Through (USB) Mode: Connect DP/IDM to TDP/TDM

MAX14566E	
CB0: SLP_CHG_M4	STATUS
0	AUTO MODE
1	Pass-Through (USB) Mode: Connect DP/IDM to TDP/TDM




Security Classification		Compal Secret Data		Title	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A7211	
4019BD				Rev	B
Date: Monday, February 28, 2011				Sheet	39 of 59


+1.5V to +1.05V Transfer








+3VALW to +3V Transfer





Close to U102.D7 Close to U102.P13






Follow Vendor recommend.




USB30PWRRN RT11 1 2 USB_CHG_EN# <39,44>



2010/09/17 Add Level shift to avoid +3V leakage from +3VALW_PCH



Place as close as possible to U102.N14 and U102.M14








+3V:200mA +1.05V:800mA


CSEL=0 : 24MHz XTAL CSEL=1 : 48MHz Clock

Close to U137.6


Security Classification	2011/01/31	Compal Secret Data	Deciphered Date	2012/12/31	Title	Compal Electronics, Inc.
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Size	Document Number	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev B
Date	Monday, February 28, 2011	Sheet	42	of	59	




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, February 28, 2011
				Sheet	43 of 59



SPI Flash (256KB)



LPC Debug Port



Keyboard LED



For EMI

Close to JKB



KSO16	C401	100P_0402_50V8J
KSO17	C402	100P_0402_50V8J
KSO2	C404	100P_0402_50V8J
KSO1	C405	100P_0402_50V8J
KSO0	C406	100P_0402_50V8J
KSO4	C407	100P_0402_50V8J
KSO3	C408	100P_0402_50V8J
KSO5	C409	100P_0402_50V8J
KSO14	C410	100P_0402_50V8J
KSO6	C411	100P_0402_50V8J
KSO7	C412	100P_0402_50V8J
KSO13	C413	100P_0402_50V8J
KSO8	C415	100P_0402_50V8J
KSO9	C416	100P_0402_50V8J
KSO10	C417	100P_0402_50V8J
KSO11	C418	100P_0402_50V8J
KSO12	C419	100P_0402_50V8J
KSO15	C420	100P_0402_50V8J
KSI7	C421	100P_0402_50V8J
KSI2	C422	100P_0402_50V8J
KSI3	C423	100P_0402_50V8J
KSI4	C424	100P_0402_50V8J
KSI5	C425	100P_0402_50V8J
KSI6	C427	100P_0402_50V8J
KSI1	C429	100P_0402_50V8J
CAPS LED#	C431	100P_0402_50V8J
NUM LED#	C433	100P_0402_50V8J
NUM LED#	C435	100P_0402_50V8J

KEYBOARD CONN.




G-Sensor

G-Sensor




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A7211
4019BD				Rev B
Date: Monday, February 28, 2011				Sheet 45 of 59


Power Button




Caps Sensor/Light Sensor Conn.




Touchpad & Light Pipe Connector




DC-IN LED




HDD LED




WiMAX LED




ESD solution



EMI solution




Screw Hole




PCB Federal Mark PAD




LED/B Connector



LOGO/B Connector




ISPD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BD	Rev B
				Date:	Monday, February 28, 2011
				Sheet	46 of 59


+3VALW TO +3VS




+5VALW TO +5VS



+1.5V to +1.5VS




+1.5V to +VRAM_1.5VS




Q43	FD56676AS_S08	C473	4.7U_0805_10V4Z
C481	0.1U_0402_25V6	C478	1U_0402_6.3V6K
R430	820K_0402_5%	C475	4.7U_0805_10V4Z
R431	220K_0402_5%	R146	100K_0402_5%
R429	470_0805_5%	Q188	2N7002_SOT23-3
Q13	2N7002DW-T/R7_SOT363-6	Q188	2N7002_SOT23-3
Q13B	2N7002DW-T/R7_SOT363-6	Q188	2N7002_SOT23-3


For S3 CPU Power Saving



+3VS to +3VS_DGPU




+5VS TO +5VS_ODD





+1.05VS_VCCP to +1.05VS_DGPU



Short PJ33 for Discrete SKUs




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BD
				Rev B
				Date: Monday, February 28, 2011
				Sheet 47 of 59




ACIN			
Precharge detector			
	Min.	typ.	Max
H-->L	14.42V	14.74V	15.23V
L-->H	15.39V	15.88V	16.39V





RTC Battery



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB A7211					
						Document Number		4019BD		Rev B	
						Date: Monday, February 28, 2011		Sheet 48 of 59			




PH1 under CPU bottom side :
CPU thermal protection at 95 degree C
Recovery at 56 degree C



GS2@ PR30	GVO9@ PR30
Value = 11K_0402_1%	Value = 14.7K_0402_1%
GS2@ PR28	GVO9@ PR28
Value = 10K_0402_1%	Value = 20K_0402_1%
GS2@ PR27	GVO9@ PR27
Value = 120K_0402_1%	Value = 15.8K_0402_1%


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date: Monday, February 28, 2011	Sheet 49 of 59



CC=0.25A~3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV


CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CP mode
Iada=0~3.42A(65W) CP= 92%*Iada; CP=3.147A
VacLim=0.6621V(65W) PR222=75k, PR223=20k, PR215=0.02
Iada=0~3.947A(75W) CP= 92%*Iada; CP=3.63A
VacLim=1.1V(75W) PR222=24k, PR223=20k, PR215=0.02
Iada=0~4.737A(90W) CP= 92%*Iada; CP=4.36A
VacLim=0.737V(90W) PR222=53.6k, PR223=20k, PR215=0.015
Iada=0~6.316A(120W) CP= 92%*Iada; CP=5.81A
VacLim=1.777V(120W) PR222=8.25k, PR223=26.7k, PR215=0.015






Vin Detector
High 18.089V
Low 17.44V
 $1.26 / 14.3 * 205.3 = 18.089V$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date: Monday, February 28, 2011	Sheet 50 of 59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	4019BD
				Document Number	Rev B
				Date	Monday, February 28, 2011
				Sheet	51 of 59






Ipeak=6A
 Imax=4.2A
 Rtrip=14.3K, OCP=7.69A
 F=315KHz
 Total Capacitor ??u
 ESR=??mohm

VID1	+VCCSAP
1	0.8V
0	0.9V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	4019BD
				Date	Monday, February 28, 2011
				Sheet	54 of 59



N12P-GV	N12P-GS
I _{max} =15.09A I _{peak} =21.56A I _{ocp} =24.18A	I _{max} =30A I _{peak} =35.32A I _{ocp} =38.31A
PR607=7.15K PQ604=unpop	PR607=7.15K PQ604=unpop

$$VFB(0.7) = V_{out} \cdot R_{bottom} / (R_{top} + R_{bottom})$$

Pstate	GPU_VID0	GPU_VID1	N12P-GV	N12P-GS
P8/P12	0	0	0.85V	0.825V
P0	1	0	1.0V	0.975V
	0	1		
P0(cold)	1	1	1.025V	1.0V
			PR632=3.57K PR641=16.5K PR633=16.5K PR640=105K	PR632=3.57K PR641=20K PR633=16.5K PR640=105K



I_{peak}=27A
I_{max}=18.9A
F=290kHz
Total capacitor
1050u
ESR=3.1m ohm

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/01/31				Deciphered Date			
2011/01/31				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				Custom				4019BD			
Date:				Monday, February 28, 2011				Sheet 56 of 59			

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/04/20	P36-P45	Release	
	2010/10/23	P49	Change PR29 to 100K,Delete PQ7	Circuit modify
	2010/10/23	P50	Change PQ204 to A04409L,PR210 to 200K ohm,PR211 to 47k ohm	Circuit modify
			Change PQ212 to SB00000E000,delete PQ218 ,add PR206,PC206	
			Change PR222 to 53.6K ohm,PR223 to 20k ohm for L01	
	2010/10/23	P51	Change PQ360 to SB00000E000	Circuit modify
	2010/10/23	P52	Change PR157 to 6.04K ohm,PQ151 to TPCA8065,PQ603 TPCA8057	Circuit modify
			Change PL152 to 1UH,add PR156,PC156	
	2010/10/23	P53	Change PC452 to 220U_4.3mm height,add PR456,PC456	Circuit modify
	2010/10/23	P54	Change PQ401 to TPCA8065,PQ402 TPCA8057,add PR406,PC406	Circuit modify
	2010/10/23	P55	Add 3rd phase function,PC569,PC574,delete PC568,PC566	Circuit modify
			Change All high side to TPCA8065,all low side to TPCA8057	
			Add GFX function for L01,L03,add all sunnber	
	2010/10/23	P56	Add VGA_CORE function	Circuit modify
	2010/11/29	P48	Disable Pre charge function	Circuit modify
	2010/11/29	P49	Change PR22 to 3.48K Ω ,PR28 to 30.9K Ω ,PR27,PR31 to 100K Ω	Circuit modify
			PR20 to 17.8K Ω , add PQ7	
	2010/11/29	P50	Change PR219 to 100K Ω ,PL201 to 1UH,add PC204,PQ218	Circuit modify
			Change PR222 to 6.34K Ω ,PR234 to 3.24K Ω ,PR223 to 20K Ω	N12P-GS SKU
			Change PR222 to 53.6K Ω ,PR234 to 5.49K Ω ,PR223 to 20K Ω	N12P-GV SKU
			Add PC209,PC224	EMI request
	2010/11/29	P51	Add pc225	EMI request
	2010/11/29	P54	Change PR407 to 6.81K Ω	Circuit modify
	2010/11/29	P55	Add pc560	Circuit modify
	2010/11/29	P56	Change PR624 to 95.3K Ω ,PR632 to 3.57K Ω ,PR640 to 105K Ω	N12P-GS SKU
			PR633 to 16.5K Ω ,PR641 to 20K Ω	
			Change PR624 to 71.5K Ω ,PR632 to 3.57K Ω ,PR640 to 105K Ω	N12P-GV SKU
			PR633,PR641 to 16.5K Ω	
	2010/12/29	P49	Change PR27 to 15.8K Ω ,PR28 to 20K Ω ,PR30 to 14.7K Ω	N12P-GV SKU
			Change PR27 to 120K Ω ,PR28 to 10K Ω ,PR30 to 11K Ω	N12P-GS SKU
	2010/12/29	P50	Change PR219 to 100 Ω	Circuit modify
			Change PR222 to 10K Ω ,PR223 to 33K Ω ,PR234 to 10.7K Ω ,PR215 to 20m Ω	N12P-GV SKU
			Change PR222 to 8.25K Ω ,PR223 to 26.7K Ω ,PR234 to 4.12K Ω	N12P-GS SKU
	2010/12/29	P55	Change PC549 to 0.22U_0603_25V	Circuit modify
	2010/12/29	P56	Change PU600 to RT8237C	Circuit modify
			Change PR624 to 118K	OCP modify
	2011/02/09	P49	Change PQ219,PQ220 to SB000009610	Circuit modify
	2011/02/09	P50	Change PC209 to 4.7U_0805,PQ218 to SB000009610	Circuit modify
			Add PR246,PR247,PR248,PC223	Add ADP_V
	2011/02/09	P52	Add PR186,PC186	Circuit modify
	2011/02/09	P53	Change PC452 to 330U_4.2H	Circuit modify
	2011/02/10	P55	Change PC537 to 47P_0403	Circuit modify

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title		
				SCHEMATIC, MB A7211		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					4019BD	B
				Date:	Monday, February 28, 2011	Sheet 57 of 59

HW PIR (Product Improve Record)

PHRAA LA-7211P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1

GERBER-OUT DATE: 2010/10/26

Item	Date	Page	Component	Solution	Request

Base LA-6831 0929 schematic to modify					
Delete 14550@					
Delete 3G@					
Delete Felica@					
Delete UMA@					
Update ODD schematic for sub board					
Add logo board schematic					
Remove CIR and LID schematic to sub board					
Update TP Button for sub board					
Change JHDD1, JHDD2, JUSB, JLVDS, JFP, JFAN, JODD, JIR footprint for ME					
Change FAN schematic to PWM					
Modify Screw Hole for PHRAA ME					

Item	Date	Page	Component	Solution	Request

1)	10/04	44	R290, C309	Reserve RC filter on SPI_CLK	For EMI request
2)	10/04	29	C314	Reserve Reserve 10P Cap on 48MCLK_USB30	For EMI request
3)	10/04	28	C315	Reserve 10P Cap on AZ_BITCLK_HD	For EMI request
4)	10/04	11	C317, C319, C339, C340, C352, C353	Reserve 6PCS 33P cap on +1.5V	For EMI request
5)	10/04	40		LAN_R_GND change to GND	For EMI request
6)	10/04	25	D84	Change P/N and add ESD diode(D84) BOM to SCA00001A00	For ESD request
7)	10/04	38	D82	Change ESD diode (D82) BOM to SC300000100	For ESD request
8)	10/04	37	D85, D86, D87	Reserve ESD diode and close to the connector	For ESD request
9)	10/04	43	DA6, DA7	Change P/N and add ESD diode(D84) BOM to SCA00001A00	For ESD request
10)	10/04	46	D83	Change ESD diode (D83) BOM to SCA00000E00	For ESD request
11)	10/04	32	C516	Reserve C516 on PLT_RST#	For ESD request
12)	10/05	38	JFP	Change footprint to P-TWO_161011-04021	For ME request
13)	10/06	27	L8,L9,L10,L11	Change Common mode choke to SM070000K00	For EMI request
14)	10/06	42	DT2	Change to SC600001600	For ESD request
15)	10/06	42	DT4	Add DT4	For ESD request
16)	10/06	25	R267,R268,R269 R270,R283,R333 R337,R329	Co-lay with optimus support 2-CH panel	For SPEC design ready
17)	10/09	25		Change JLVDS PIN define	For HW4 common design
18)	10/12	25		Change JLVDS PIN define	For layout request
19)	10/12	34	L22,C509	Change to test point T30	On-die VR default support
20)	10/12	34	R483,C280	Change to test point T36	On-die VR default support
21)	10/12	35	R498	Change to test point T41	On-die VR default support
22)	10/12	35	L20,C302	Change to test point T42	On-die VR default support
23)	10/12	35	L17,C296	Change to test point T43	On-die VR default support
24)	10/12	34	R541,R474,R480 R509,R517,R520	Change size to 0402	For layout request
25)	10/12	46		Change LID +3VALW to +3VL	
26)	10/12	06		Change PEG AC coupling caps from 0.22uF to 0.1uF(SE076104K80)	For NVDIA suggest
27)	10/12	13		Change PEG AC coupling caps from 0.22uF to 0.1uF(SE076104K80)	For NVDIA suggest
28)	10/12	09	R122,R252	Change from 100 ohm to 1k ohm	For HW4 schematic review
29)	10/12	09		Add +1.5VS to PJ30 and	For HW4 schematic review
30)	10/12	09		Change +1.5V from PJ30 to Q33	For HW4 schematic review
31)	10/12	29	R564	Change to @	For HW4 schematic review
32)	10/12	33	R124	Delete	For HW4 schematic review
33)	10/12	33	R444	Change BOM structure to mount	For HW4 schematic review
34)	10/12	05		Delete XDP function and change to test point	For layout space
35)	10/12	28		Delete PCH SPI schematic	For layout space
36)	10/12	37		Swap JPIO PIN define	
37)	10/12	42		Swap LT4	For layout request
38)	10/12	05		Update FAN control schematic	For HW4 schematic review
39)	10/12	40	CL43, CL44	Add CL43, CL44	For EMI request
40)	10/12	40	CL683,CL684	Delete CL683,CL684	For layout space
41)	10/12	42	JUSB30	Change to LOTES_AUSB0003-P001C	For ME request
42)	10/14	37	JHDD2	Change to ACES_88058-120N	
43)	10/14	46	H26,H28,H29	Delete	For ME last drawing
44)	10/14	46	H1-H7	Update screw hole	For ME last drawing
45)	10/14	38	L57	Swap L57	For layout request
46)	10/18	37	D86	Swap D86	For layout request
47)	10/18	25	D84	Change D84 BOM structure to install	For ESD request
48)	10/18	43	DA6,DA7	Change DA6,DA7 BOM structure to install	For ESD request
49)	10/18	46	C479,C482,C483 C484,C495,C496 C499,C500,C509 C517,C520	Reserve 0.1u Cap	For ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number Custom	4019BD
Date:	Monday, February 28, 2011	Sheet	58	of	59

HW PIR (Product Improve Record)

PHRAA LA-7211P SCHEMATIC CHANGE LIST

REVISION CHANGE: 1.0

GERBER-OUT DATE: 2011/01/31

NO DATE PAGE MODIFICATION LIST

PURPOSE

50)	10/20	29	R228	Change R228 from10k to 1k ohm	For Intel spec demand
51)	10/20	41	CC23	Mount CC23	For vendor demand
52)	10/20	44	R172	Change to @ due to the pull high will be in Cap sensor board	
53)	10/20	47	C493	Change C493 from 0.01uF to 0.1uF	To avoid inrush current.
54)	10/25	37	JHDD2	Swap JHDD2	For sub board
55)	10/25	14	RV114, RV115		For NV schematic
56)	10/25	16	RV480, RV481		
57)	10/25	24	RV107, RV109		
			RV116, RV117		
58)	10/26	38	QB4	Change QB4 from SB211970110 to SB00000R300	For sourcer demand
59)	10/26	39	U5	Change U5 from SA000045Z00 to SA00004GV00	For design change
60)	11/12	28	+3V_SPI	Change +3V_SPI to +3VS	For EVT issue
61)	11/12	44	R290	Mount R290	For EVT issue(88)
62)	11/12	11	C317, C319, C339	Mount this part for DDR +1.5V return path	
			C340, C352, C353		
63)	11/12	46	C522-C526	Mount this part	For EMI request
64)	11/12	39	D24	Remove D24	For SUSP# leakage
65)	11/12	28	CV228, CV229	Add VRAM +VRAM_1.5VS power rail	For NV demand
			CV230, CV231		
66)	11/12	21	CV232, CV233	Add VRAM +VRAM_1.5VS power rail	For NV demand
			CV234, CV235		
67)	11/12	22	CV236, CV237	Add VRAM +VRAM_1.5VS power rail	For NV demand
			CV238, CV239		
68)	11/12	44		Change EC GPXI0D04 from SLP_CHG# to OTP_HW	For PWR demand
69)	11/12	44	D26, R359	Add for OTP_HW function	For PWR demand
70)	11/12	44	R1428, R439	Remove for SLP_CHG#	For PWR demand
71)	11/12	26	T75, T76	Add test point at JCRT pin4, pin11	For PWR demand
72)	11/12	39	Q39, Q40	Add Q39, Q40	For CIC demand
73)	11/21	46	JPOWER	Reverse JPOWER pin define	For avoid SUSP# leakage
74)	11/21	37	JHDD2	Reverse (vertical and horizontal) JHDD2 pin define	
75)	11/21	46	H8, H9	Change H8&H9 to 3P3	
76)	11/25	42	LT1, LT2	Change to SM070001U00	For EMI request
77)	11/25	40	CL37, CL38	Remove CL37 and change CL38 from 4.7U to 220P	For EMI request
78)	11/25	40	LL4-LL11	Reserve LL4-LL11	For EMI request
79)	11/25	44	R383	Delete R383	For HW4 LID SW common design
80)	11/25	25, 43	C13, CA28	Add C13 and CA28	For EMI request
81)	11/25	38		Seap JIR PIN define	For common with PHQAA
82)	11/25	46	C484, C495, C527	Reserve 0.1u Cap	For ESD request
83)	11/25	40	CL484-CL487	Add CL484-CL487 to 0.1 cap	For EMI request
84)	12/28	42	UT1	Change P/N to SA000048H00	
85)	12/28	25	R131	Add R131 for Sumsong panel issue	For panel issue
86)	12/28	44	R383	Add R383	For HW4 LID SW common design
87)	12/28	35	C333, C515	Change C333, C515 to 10uF	For HW4 cost down plan
88)	12/28	37	C426	Change C426 BOM structure to @	For HW4 cost down plan
89)	12/28	44	R398, U44, C818	Add R398 and change U44, C818 BOM structure to @	For HW4 cost down plan
90)	12/29	35	L19, L21	Change L19, L21 to SM010028400	For HW4 cost down plan
91)	12/29	37	C375-C378	Add C375-C378 on ODD fuction	
92)	12/29	37	C360	Add C360	For ESD request
93)	12/29	44	R475, R738, R739	Add R475, R738, R739	For 9012 co-lay
94)	01/19			Change D9, D55, D61, D7, D8, D12, D14, D16, D21, D26, D25 to SCS00000Z00	
95)	01/19	05	D88	Change D88 to SC100001M00	
96)	01/19			Change U2 P/N to SA00004EE00	
97)	01/19	25	R387	Change R387 BOM structure to @	For 3D panel brightness issue
98)	01/19	08	C890, C894	Delete C890, C894	For power request
99)	01/19	08	C890	Change C891 to SGA20331E10	For power request
100)	01/19	08	C2, C7	Add C2, C7	For power request
101)	01/19	09		Change C873 to C112	For low ESR to pass transient
102)	01/19	25	R131	Change R131 to 47K	For 3D panel brightness issue
103)	01/19	32	R399	Change R399 BOM structure to @	For optimus device loss issue
104)	01/19	32	R544	Change R544 BOM structure to OPT@	For optimus device loss issue
105)	01/19	47	R434	Change R434 from 47K to 220K	For optimus device loss issue
106)	02/10	09	R877	Change R877 to @	For VCCSA voltage margin check ok
107)	02/10	32	R360	Add R360 to 0.1u	For ESD request
108)	02/10	46	U2	Change U2 P/N to SA00004EET0(R3 P/N) and SA00004EES0(R1 P/N)	
109)	02/10	46	UV1	Change UV1 P/N to SA000047U00(R3 P/N) and SA000047U20(R1 P/N)	
110)	02/10	46	PCB	Change PCB P/N to DAZ01700100	