

VDKTE


Rosetta 10ADT/10ADTG


LA-9869P REV 1.0 Schematic

AMD APU RICHLAND FP2 / FCH BOLTON-M3

2013-03-20 Rev 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/12	Deciphered Date	2014/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
Size	Custom	Document Number	LA-9869P		Rev
Date	Wednesday, March 20, 2013		Sheet	1	of 51
				Rev	1.0





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Date	Wednesday, March 20, 2013
				Sheet	3 of 51

Voltage Rails

(0 MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	VL +3VL	+5VALW +3VALW	+1.5V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +APU_CORE +APU_CORE_NB +1.1VALW
	S0	0	0	0	0	0
	S1	0	0	0	0	0
	S3	0	0	0	0	X
	S5 S4/AC	0	0	0	X	X
	S5 S4/ Battery only	0	0	0	X	X
	S5 S4/AC & Battery don't exist	0	X	X	X	X

FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 000X b
+3VS	DDR SO-DIMM 1	A2 H	1010 001X b
+3VS	WLAN		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	Charger	12 H	0001 0010 b

EC SM Bus2 Address

Power	Device	HEX	Address
+3VL	SB-TSI	98 H	1001 1001 b
+3VS	G-Sensor	40 H	0100 0000 b
+3VS	VGA Thermal	82H	1000 0010 b

EC SM Bus3 Address

Power	Device	HEX	Address
+3VS	LVDS Translator	94 H	1001 0100 b

BTO Option Table

Function	APU		FCH		GPU	
description			Bolton			
explain	R1	R3	R1	R3	R1	R3
BTO			BOLTONR1@	HUDM3R3@		

Function	3D sensor	KB LED	Clock		UMA/DIS	
description		K			1G	U
explain	G-sensor	KB LED	Green Clock	No Green Clock	DIS	UMA
BTO	GSENSOR@	KBL@	GCLK@	NOGCLK@	VGA@	UMA@


Function	Panel			
description	S	D		
explain	LVDS	eDP		
BTO	LVDS@	IEDP@		

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Custom	LA-9869P	1.0
				Date:	Wednesday, March 20, 2013	Sheet 4 of 51

PCIE GTX_C_ARX_P[0..3]
PCIE GTX_C_ARX_N[0..3]



PCIE_ATX_C_GRX_P[0..3]
PCIE_ATX_C_GRX_N[0..3]



FAN Control Circuit




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	AMD Trinity FP2 / GFX / UMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9869P
				Date	Wednesday, March 20, 2013
				Sheet	5 of 51




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


SB-TSI




Panel PWM



eDP Panel ENVDD










eDP Panel ENBKL









Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	AMD Trinity FP2 Singal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9869P
				Date	Wednesday, March 20, 2013
				Sheet	9 of 51
				Rev	1.0

DDR3 SO-DIMM A Reverse Type



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Rev 1.0
				Date: Wednesday, March 20, 2013
				Sheet 10 of 51

DDR3 SO-DIMM B Reverse Type




Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2013/03/20		Deciphered Date		2014/03/20		Title		DDR3II-SODIMM1			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Part		Document Number		Rev	
								Customer		LA-9869P		1.0	
								Date:		Wednesday, March 20, 2013		Sheet	

PCIE_ATX_C_GRX_P[3..0] PCIE_ATX_C_GRX_P[3..0]
PCIE_ATX_C_GRX_N[3..0] PCIE_ATX_C_GRX_N[3..0]


UV1A

PART 1 OF 9


PCIE GTX_C_ARX_P[3..0] PCIE GTX_C_ARX_P[3..0]
PCIE GTX_C_ARX_N[3..0] PCIE GTX_C_ARX_N[3..0]



PCI EXPRESS INTERFACE



AC Coupling Capacitor
PCIe Gen1 and Gen2 only: Recommended value is 100 nF 10%.
PCIe Gen3: Recommended value is 220 nF 10%.



CLOCK

CALIBRATION



+3VS

VGA@

UV13

MC74VHC1G08DFT2G SC70 5P

LVDS Interface


UV1D

PART 7 OF 9


LVDS CONTROL

LVDS

SUNR1@ SUN-PRO M2_FCBGA962



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2013/03/20		Deciphered Date		2014/03/20		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		PCIE/LVDS							
		Document Number		LA-9869P				Rev 1.0	
		Custom							
		Date: Wednesday, March 20, 2013		Sheet 12 of 51					




Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED, EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS INFORMATION NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Main MSIC	
Size	Document Number	New		1.0
Custom	LA-9869P			


MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1


SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1










+1.5V to +1.5VGS



+3VS to +3VGS



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Rev 1.0
				Date: Wednesday, March 20, 2013
				Sheet 14 of 51



R_{pu} & R_{pd} resistor:
0402 1% resistors are required.


Place all these components close to GPU (Within 25mm) and keep all component close to each other

GPU Type	Memory Bus Width	VRAM Vendor	Compal P/N	Manufacturer P/N	X76 P/N	Size per part	Configuration	Total Memory Size/Qty	PS_3[3]	PS_3[2]	PS_3[1]	R _{pu}	R _{pd}
SUN PRO-M2	64bit	Hynix	SA00003YOG0	H5TQ2G63DFR-11C	X7648051L01	2Gbit	128M*16	1GB/4pcs	0	0	0	RV20 NC	RV27 4.75K
SUN PRO-M2	64bit	Hynix	SA000065320	H5TQ2G63DFR-N0C	X7648051L02	2Gbit	128M*16	1GB/4pcs	0	1	0	RV20 4.53K	RV27 2K
SUN PRO-M2	64bit	Micron	SA00005XB10	MT41K128M16JT-107G.K	X7648051L03	2Gbit	128M*16	1GB/4pcs	0	0	1	RV20 8.45K	RV27 2K
SUN PRO-M2	64bit	Samsung	SA00005SH40	K4W2G1646E-BC11	X7648051L04	2Gbit	128M*16	1GB/4pcs	1	1	1	RV20 4.75K	RV27 NC
SUN PRO-M2	64bit	Samsung	SA000068U20	K4W2G1646E-BC1A	X7648051L05	2Gbit	128M*16	1GB/4pcs	1	1	0	RV20 3.4K	RV27 10K




INTERNAL Size Reduced S	Document Number Custom LA-9869P	Rev 1.0
Date: Wednesday, March 20, 2013		Sheet 17 of 51

CHANNEL B: 512MB/1024MB DDR3











Supported Memory Configurations: Up to 4 Gbit/part for DDR3.




Security Classification	Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	VRAM Channel B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Size	Document Number	Date		Wednesday, March 20, 2013
1A	LA-9869P	Sheet		18 of 51

SWR / LDO Mode select		
	LDO	SWR
2132R	RT24	
※ If use 2132R, please select LDO mode as default.		




LCD POWER CIRCUIT (For eDP panel only)



Mode Configure

ROM only mode : PIN 30 4.7k pull low, Pin 31 4.7k pull high.
 ※EP mode : PIN 30 4.7k pull high, Pin 31 4.7k pull low.
 EEPROM : PIN 30 4.7k pull high, Pin 31 4.7k pull high.

< ※Default mode >




	PIN15
2132S	TL_ENVDD
2132R	+LCD_VDD *
* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm	


PIN16	Accept voltage input (high level)
2132S	3.3V
2132R	1.5~3.3V
* Version R has internal level shifter, remove level shifter circuit on AMD platform	

Different between 2132S and 2132R	
2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode 2. Internal ROM 3. Support LCD_VDD(internal Power switch) 4. Integrates Level shifter





For LVDS 1ch Panel






For eDP Panel





Reserve for eDP panel potience issue








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS	
Size	Document Number	Rev		Date	
Custom	LA-9869P	1.0		Wednesday, March 20, 2013	
Sheet		20		of 51	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT	
Size	Document Number	Rev		1.0	
Date		Wednesday, March 20, 2013		Sheet	21 of 51




Change R184 and R185 from 2K to 4.7K
for HDMI detect issue on Comal




HDMI POWER CIRCUIT


VIN = 5V, IOUT = 0.5A, RDS(ON) TYP=95m ; MAX=115m
Current Limit: TYP=0.8A ; MAX=1A




HDMI Royalty
R00000003HM
HDMI W/Logo + HDCP
HDMI W/O Logo: R00000001HM
HDMI W/Logo: R00000002HM
HDMI W/Logo + HDCP: R00000003HM




HDMI Connector



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
				HDMI Conn./CEC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9869P
				Date	Wednesday, March 20, 2013
				Sheet	22 of 51
				Rev	1.0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	Hudson-M3-UMI/PCI/CLOCK/LPC/RTC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST INFORMATION TECHNOLOGY CO., LTD. TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	1.0
				Date: Wednesday, March 20, 2013	Sheet 23 of 51



STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS


FCH HAS 15K INTERNAL PU-UP FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT







SATA HDD Conn.



SATA ODD Conn




Slot 1 Half PCIe Mini Card-WLAN




WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_ON	H	L





Green Clock Generator




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	PCle-WLAN/GCLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	1.0
Date: Wednesday, March 20, 2013				Sheet	29 of 51

Left USB 2.0 x 1



For LAN function



+3V_LAN rising time (10%~90%) need > 1ms and <100ms.


LAN	WOL	LAN_EN S0 Sx	ISOLATEB S0 Sx
0	0	0 0	1 1
0	1	0 0	1 1
1	0	1 1	1 1
1	1	1 1	1 0*

*


S3: after SUSP# assert low over 100ms
S4/S5: after SYS0N assert low over 100ms

USB Sleep & Charge


State table for MAX14641			
CB0	CB1	Mode	STATUS
0	0	AM2	2A auto-detection charger mode for Apple device. Resistor dividers are connected to DP/DM. Including DCP
0	1	AP1	Forced 1A charger mode for Apple devices. Resistor dividers are connected to DP/DM.
1	0	PM	USB pass-through mode.DP/DM are connected to TDP/TDM
1	1	CM	USB pass-through mode with CDP emulation. Auto connects DP/DM to TDP/TDM depending on CDP detection status.



Front with S&C



Rear




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	1.0
				Date: Wednesday, March 20, 2013	Sheet 31 of 51


SPK CONN.

	Non-Harman detection	
SPK_DET0	0	ONKYO
	1	Non-Brand


Please check SPK_DET pull high 10K to +3VS




HeadPhone/LINE Out JACK



Ext.MIC/LINE IN JACK





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	CR & Audio Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9869P	1.0
				Date:	Wednesday, March 20, 2013	Sheet 33 of 51




	NC (default)	10K pull down
GPI00	Power saving mode	Normal mode

De-coupling and Bulk capacitor should place near to Cardreader chip and Combo Socket



	CD_SW	WP_SW	
Card Uninsertion	Close	Protect disable	Protect Enable
		Close	Close
Card Insertion	Open	Open	Close






For normal close type connector invert circuit



Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-9869P	Rev 1.0
Date: Wednesday, March 20, 2013				Sheet	34 of 51



Compal Electronics, Inc.

USB-CardReader GL834L/RTS5170




Voltage Comparator Pins FOR 9012 A3

VCIN0 pin109	>1.2V	<1.2V
VCOUT0 pin104	HIGH	LOW
VCOUT1 pin103	LOW	HIGH




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	LPC-EC-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
LA-9869P		35		1.0	
Date: Wednesday, March 20, 2013		Sheet		of 51	


Battery Reset




Keyboard LED




NEW KEYBOARD CONN.




G-SENSOR




LED BATT CHARGE(Blink) /FULL LED



POWER LED(Blink)




WLAN LED





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Debug/KB
LA-9869P				Rev 1.0
Date: Wednesday, March 20, 2013				Sheet 36 of 51

Place on TOP



For debug




Conn.




Touchpad Connector



Screw Hole



PCB Fedical Mark PAD



ISPD






DA8000XI000

PCB LA-9869P

SA000066K90







SA000066BA60

Lid SW




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-9869P	
Date: Wednesday, March 20, 2013				Sheet	37 of 51


+5VALW TO +5VS
+3VALW TO +3VS
Load switch





+1.1VALW to +1.1VS





+5VS T0 +5VS_ODD



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	DC-DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9869P	
				Date:	Wednesday, March 20, 2013
				Sheet	38 of 51





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN/PRECHARGE
Date:				Rev 1.0
Sheet 39 of 51				LA-9869P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	BATTERY CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9869P
				Date:	Sheet 40 of 51


for reverse input protection

Charger controller (40.1), Support component (40.2)




Vin Detector		
Min.	Typ	Max.
H-->L	17.23V	
L-->H	17.63V	
ILIM and external DPM		
3.97A		


Please locate the RC
Near EC chip
2011-02-22



For A51 ADP_V function

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 1.0
				Date:	Sheet 41 of 51






1.5V
Peak Current 12A
OCP current 13.34A
FSW=300kHz
DCR 8.3 ~ 10mohm
TYP MAX
H/S Rds(on) :27mohm , 34mohm
L/S Rds(on) :10.8mohm , 13.6mohm

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)


Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP/0.75VSP/1.8VSP		
				Size Custom	Document Number LA-9869P	Rev 1.0
Date:		Sheet	43	of	51	

1.8V controller (35.15), Support component (35.16)



1.1V controller (35.27), Support component (35.28)




The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VALWP		
				Size	Document Number	Rev
				Custom	LA-9869P	1.0
Date:				Wednesday, March 20, 2013	Sheet	44 of 51


1.2V controller (35.7), Support component (35.8)

1.2V
Peak Current 7A
OCP current 12A
FSW=800kHz

H/S Rds(on) :22mohm ,
L/S Rds(on) :11mohm ,



2.5V controller (35.13), Support component (35.14)




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2013/03/20		Deciphered Date		2014/03/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						+1.2VSP/+2.5VSP					
						Size	Document Number			Rev	
						Custom	LA-9869P			1.0	
						Date:		Wednesday, March 20, 2013		Sheet 45 of 51	

10/9 NB_Vdroop=-4m ohm

CPU controller (36.1), Driver (36.2) Support component (36.3)

+APU_CORE
TDC (AB)22A (C)36A
EDC (AB)35A (C)50A
OCP current (AB)43.56A
Load line -2.1mV/A
FSW=450KHz
DCR 1mohm~1.2mohm
TYP MAX
H/S Rds(on) :8.5mohm , 11mohm
L/S Rds(on) :2.6mohm , 3.2mohm

+APU_CORE_NB
TDC (AB)22A (C)30A
EDC (AB)33A (C)40A
OCP current (AB)41.51A
Load line -4mV/A
FSW=450KHz
DCR 1mohm ~1.2mohm
TYP MAX
H/S Rds(on) :7.4mohm , 8.8mohm
L/S Rds(on) :2.6mohm , 3.1mohm




10/9 OCP=62.5A for 35W (634)

10/9 CPU_Vdroop=-2.1m ohm

Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date		+CPU_CORE/VDDNB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9869P
				Date	Wednesday, March 20, 2013
				Sheet	46 of 51

VGA controller (43.1),Driver (43.2) Support component (43.3)



EMI Part (47.1)



GPIO6 VD5	GPIO30 VD4	GPIO29 VD3	GPIO20 VD2	GPIO15 VD1	VDDC
0	1	1	1	0	1.15V
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V
1	1	1	0	1	0.775V

Default

0.95V controller (35.11), Support component (35.12)




0.95V
Peak Current 4A
OCP current 16A
FSW=800kHz

H/S Rds(on) :22mohm ,
L/S Rds(on) :11mohm ,


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	+1.5VPCIE/0.935V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9869P	Rev 1.0
				Date	Wednesday, March 20, 2013
				Sheet	48 of 51

CPU_Core output CAP (Including MLCC) 36.4




+APU_CORE_NB

GFX output CAP (Including MLCC) 36.5




+VGA_CORE

+VDDC



VGA_Core output CAP (Including MLCC 43.9)

VGA	560u x1	10u x 4	1u x30
-----	---------	---------	--------



Item	Reason for change	PG#	Modify List	Date	Phase
------	-------------------	-----	-------------	------	-------

Item	Time (When)	Page (Where)	Location / Discription (How / What)	Request (Who)
1	EVT-2012/11/28	P39-PWR-BATTERY CONN / OTP	change PF2 vander for cost down plane	PWR
2	EVT-2012/11/28	P41-PWR-+3VALW/5VALW	change PR337 235K to 210K & PR5357 156k to 174k	PWR
3	EVT-2012/11/28	P41-PWR-+3VALW/5VALW	Delate PC351 add PC353 150u D2 cap	PWR
4	EVT-2012/11/28	P43-PWR_+1.8VSGP/+1.1VALWP	change PC157 220u H=4.5mm to 330u D2 cap H=2mm	PWR
5	EVT-2012/11/28	P43-PWR_+1.8VSGP/+1.1VALWP	change PR158 16.2K to 17.4K	PWR
6	EVT-2012/11/28	P50-PWR-CPU_CORE	change the PC1101 560u to 330u	PWR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
				Custom	VCUAA
Date: Wednesday, March 20, 2013				Sheet	50 of 51
				Rev	1.0

HW PIR (Product Improve Record)

VDKTE LA-9869P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.2
GERBER-OUT DATE: 2012/12/25

Item	Page	Date	Request	Solution
1)	21	2012/12/04a	For CRT undershoot issue	Add R66 & R67 for CRT issue.
2)	14	2012/12/04a	For VGA_CORE display	unomunt CR103.
3)	22	2012/12/13a	For EMI request	Change L8/L9/L10/L11 part number for EMI requesrt.
4)	34	2012/12/13a	For change EC PIN	Change 1.1VPMR_EN from pin 71 to pin 127 and USB_EN#0 from pin84 to pin 23.
5)	19	2012/12/14a	For LVDS translator	Delete all of RTD2132S components.
6)	31	2012/12/14a	For S&C port wake	Add CHG_PWR_GATE# on U15 pin 1 and connect to EC pin82.
7)	24	2012/12/17a	For leakage with PXS_PWREN	Change Power rail from +3VALW_FCH to +3VALW on R216 pin1
8)	07	2012/12/22a	For leakge	Delete R47, D18.
9)	24	2012/12/22a	For NV suggestion	Add R283 & Q30.
10)	34	2012/12/25a	For S&C port wake	Add RB25.

VDKTE LA-9869P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.3
GERBER-OUT DATE: 2013/02/04

Item	Page	Date	Request	Solution
1)	24	2013/01/21a	For AMD suggestion	Update R288/R289 from 10K to 2.2K.
2)	22	2013/01/21a	For HDMILEAKAGE issue	Change R571 to +3VS power rail.
3)	34	2013/01/21a	For Audio noise	Add EC_MUTE_INT (GPIO5D) and add RB38(0 ohm) and RB37 (4.7K PD)
4)	20	2013/01/21a	For layout routing	SWAP L56.
5)	20	2013/01/21a	For EMI request	Add R155/156.
6)	13	2013/01/28a	For Safety	Add GPU_DOWN# connect to EC.
7)	25	2013/01/29a	For EMI request	Add C508(10P)/R118(0 ohm) with FCH_SPI_CLK_R.
8)	33	2013/01/30a	For ESD request	Reserve D27-D30 on SPK.
9)	07	2013/01/30a	For ESD request	Reserve D31 on APU_PROCHOT#.
10)	20	2013/01/30a	For ESD request	Add D32 on Int mic clk/data and USB.
11)	34	2013/01/30a	For ESD request	Reserve DB2 on H_PROCHOT_EC.
12)	36	2013/01/31a	For move JTP	SWAP JTP
13)	24	2013/02/01a	For ESD request	Add 1000p C505 on FCH_PWRGD.
14)	34	2013/02/01a	For ESD request	Add 1000p CB17 on FCH_PWRGD.
15)	34	2013/02/04a	For PWR	Add GPIO pin 99 of EC for power.

www.s-manuals.com