

QMLE4/5


Eureka UMA

LA-8864P REV 0.3 Schematic


AMD Trinity FS1r2 APU / Hudson M3 FCH

2012-03-14 Rev 0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC,MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	A
Date	Monday, March 26, 2012			Sheet	1 of 40



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC,MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS
				Date	Monday, March 26, 2012
				Sheet	2 of 40
				Rev	A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019IS	Rev A
				Date	Monday, March 26, 2012
				Sheet	3 of 40

Voltage Rails

(0 MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	VL +3VL	+5VALW +3VALW +1.1VALW +VSB	+1.5V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +APU_CORE +APU_CORE_NB
S0	0	0	0	0	0	0
S1	0	0	0	0	0	0
S3	0	0	0	0	0	X
S5 S4/AC	0	0	0	0	X	X
S5 S4/ Battery only	0	0	0	X	X	X
S5 S4/AC & Battery don't exist	0	X	X	X	X	X

BTO Option Table

Function	FCH			Clock	
description	Hudson-M3			Clock	
explain	R1	R3	UNBW	Green Clock	No Green Clock
BTO	HUDM3R1@	HUDM3R3@	HUDM3UNBW@	GCLK@	NOGCLK@

Function	LAN		Camera	Internal Analog MIC	TPM	
description	LAN		Camera	Internal Analog MIC	TPM	
explain	10/100M	GIGA	Camera	Internal Analog MIC	9635	9655
BTO	8105ELD0@	8111FVB@	CAM@	AMIC@	TPM9635@	TPM9655@

FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 000X b
+3VS	DDR SO-DIMM 1	A2 H	1010 001X b
+3VS	WLAN		



EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	Charger	12 H	0001 0010 b
EC SM Bus2 Address			
Power	Device	HEX	Address
+3VL	SB-TSI	98 H	1001 1001 b

EC SM Bus3 Address

Power	Device	HEX	Address
+3VS	LVDS Translator	94 H	1001 0100 b

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title SCHEMATIC, MB LA-8864			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev	
					4019IS	A	
				Date:	Monday, March 26, 2012	Sheet	5 of 40

<10> DDR_A_DQS[0..7]

<10> DDR_A_DQS# [0..7]

<11> DDR_B_DQS[0..7]

<11> DDR_B_DQS# [0..7]

<10> DDR_A_MA[0..15]

<10> DDR_A_BS0

<10> DDR_A_BS1

<10> DDR_A_BS2

<10> DDR_A_DM[0..7]

<10> DDR_A_CLK0

<10> DDR_A_CLK0#

<10> DDR_A_CLK1

<10> DDR_A_CLK1#

<10> DDR_A_CKE0

<10> DDR_A_CKE1

<10> DDR_A_ODT0

<10> DDR_A_ODT1

<10> DDR_A_SCS0#

<10> DDR_A_SCS1#

<10> DDR_A_RAS#

<10> DDR_A_CAS#

<10> DDR_A_WE#

<10> MEM_MA_RST#

<10> MEM_MA_EVENT#

JAPUB

MEMORY CHANNEL A

DDR_A_MA0 U20

DDR_A_MA1 A20

DDR_A_MA2 B21

DDR_A_MA3 P22

DDR_A_MA4 B21

DDR_A_MA5 N23

DDR_A_MA6 N23

DDR_A_MA7 N20

DDR_A_MA8 N21

DDR_A_MA9 U21

DDR_A_MA10 U21

DDR_A_MA11 M22

DDR_A_MA12 L24

DDR_A_MA13 AA25

DDR_A_MA14 L21

DDR_A_MA15 L20

DDR_A_BS0 U24

DDR_A_BS1 U21

DDR_A_BS2 L23

DDR_A_DM0 E14

DDR_A_DM1 J17

DDR_A_DM2 E21

DDR_A_DM3 E25

DDR_A_DM4 AD27

DDR_A_DM5 AC23

DDR_A_DM6 AD19

DDR_A_DM7 AC15

DDR_A_DQS0 G14

DDR_A_DQS#0 H14

DDR_A_DQS1 G18

DDR_A_DQS#1 H18

DDR_A_DQS2 J21

DDR_A_DQS#2 H21

DDR_A_DQS3 E27

DDR_A_DQS#3 E26

DDR_A_DQS4 AE26

DDR_A_DQS#4 AD26

DDR_A_DQS5 AB22

DDR_A_DQS#5 AA22

DDR_A_DQS6 AB18

DDR_A_DQS#6 AA18

DDR_A_DQS7 AA14

DDR_A_DQS#7 AA15

DDR_A_CLK0 T21

DDR_A_CLK0# T22

DDR_A_CLK1 B23

DDR_A_CLK1# R24

DDR_A_CKE0 H28

DDR_A_CKE1 H27

DDR_A_ODT0 Y25

DDR_A_ODT1 AA27

DDR_A_SCS0# V22

DDR_A_SCS1# AA26

DDR_A_RAS# V21

DDR_A_CAS# W24

DDR_A_WE# W23

MEM_MA_RST# H25

MEM_MA_EVENT# J24

+MEM_VREF W20

M_VREF

M_ZVDDIO W21

MA_DATA0

MA_DATA1

MA_DATA2

MA_DATA3

MA_DATA4

MA_DATA5

MA_DATA6

MA_DATA7

MA_DATA8

MA_DATA9

MA_DATA10

MA_DATA11

MA_DATA12

MA_DATA13

MA_DATA14

MA_DATA15

MA_BANK0

MA_BANK1

MA_BANK2

MA_DM0

MA_DM1

MA_DM2

MA_DM3

MA_DM4

MA_DM5

MA_DM6

MA_DM7

MA_DQS_H0

MA_DQS_L0

MA_DQS_H1

MA_DQS_L1

MA_DQS_H2

MA_DQS_L2

MA_DQS_H3

MA_DQS_L3

MA_DQS_H4

MA_DQS_L4

MA_DQS_H5

MA_DQS_L5

MA_DQS_H6

MA_DQS_L6

MA_DQS_H7

MA_DQS_L7

MA_CLK_H0

MA_CLK_L0

MA_CLK_H1

MA_CLK_L1

MA_CKE0

MA_CKE1

MA_ODT0

MA_ODT1

MA_CS_L0

MA_CS_L1

MA_RAS_L

MA_CAS_L

MA_WE_L

MA_RESET_L

MA_EVENT_L

M_VREF

M_ZVDDIO

DDR_A_D[0..63]

<10>

<11> DDR_B_MA[0..15]

<11> DDR_B_BS0

<11> DDR_B_BS1

<11> DDR_B_BS2

<11> DDR_B_DM[0..7]

<11> DDR_B_CLK0

<11> DDR_B_CLK0#

<11> DDR_B_CLK1

<11> DDR_B_CLK1#

<11> DDR_B_CKE0

<11> DDR_B_CKE1

<11> DDR_B_ODT0

<11> DDR_B_ODT1

<11> DDR_B_SCS0#

<11> DDR_B_SCS1#

<11> DDR_B_RAS#

<11> DDR_B_CAS#

<11> DDR_B_WE#

<11> MEM_MB_RST#

<11> MEM_MB_EVENT#

DDR_B_MA0 T27

DDR_B_MA1 P24

DDR_B_MA2 P25

DDR_B_MA3 N27

DDR_B_MA4 N26

DDR_B_MA5 M28

DDR_B_MA6 M27

DDR_B_MA7 M24

DDR_B_MA8 M25

DDR_B_MA9 U26

DDR_B_MA10 U26

DDR_B_MA11 L27

DDR_B_MA12 K27

DDR_B_MA13 W26

DDR_B_MA14 K25

DDR_B_MA15 K24

DDR_B_BS0 U27

DDR_B_BS1 T28

DDR_B_BS2 K28

DDR_B_DM0 D14

DDR_B_DM1 A18

DDR_B_DM2 A22

DDR_B_DM3 C25

DDR_B_DM4 AE25

DDR_B_DM5 AG22

DDR_B_DM6 AH18

DDR_B_DM7 AD14

DDR_B_DQS0 C15

DDR_B_DQS#0 B15

DDR_B_DQS1 E18

DDR_B_DQS#1 D18

DDR_B_DQS2 E22

DDR_B_DQS#2 D22

DDR_B_DQS3 B26

DDR_B_DQS#3 A26

DDR_B_DQS4 AG24

DDR_B_DQS#4 AG25

DDR_B_DQS5 AG21

DDR_B_DQS#5 AG17

DDR_B_DQS6 AG18

DDR_B_DQS7 AH14

DDR_B_DQS#7 AG14

DDR_B_CLK0 B26

DDR_B_CLK0# P27

DDR_B_CLK1 P27

DDR_B_CLK1# P28

DDR_B_CKE0 J26

DDR_B_CKE1 J27

DDR_B_ODT0 W27

DDR_B_ODT1 Y28

DDR_B_SCS0# V25

DDR_B_SCS1# Y27

DDR_B_RAS# V24

DDR_B_CAS# V27

DDR_B_WE# V28

MEM_MB_RST# J25

MEM_MB_EVENT# J25

JAPUC

MEMORY CHANNEL B

MB_ADD0

MB_ADD1

MB_ADD2

MB_ADD3

MB_ADD4

MB_ADD5

MB_ADD6

MB_ADD7

MB_ADD8

MB_ADD9

MB_ADD10

MB_ADD11

MB_ADD12

MB_ADD13

MB_ADD14

MB_ADD15

MB_BANK0

MB_BANK1

MB_BANK2

MB_DM0

MB_DM1

MB_DM2

MB_DM3

MB_DM4

MB_DM5

MB_DM6

MB_DM7

MB_DQS_H0

MB_DQS_L0

MB_DQS_H1

MB_DQS_L1

MB_DQS_H2

MB_DQS_L2

MB_DQS_H3

MB_DQS_L3

MB_DQS_H4

MB_DQS_L4

MB_DQS_H5

MB_DQS_L5

MB_DQS_H6

MB_DQS_L6

MB_DQS_H7

MB_DQS_L7

MB_CLK_H0

MB_CLK_L0

MB_CLK_H1

MB_CLK_L1

MB_CKE0

MB_CKE1

MB_ODT0

MB_ODT1

MB_CS_L0

MB_CS_L1

MB_RAS_L

MB_CAS_L

MB_WE_L

MB_RESET_L

MB_EVENT_L

MB_DATA0

MB_DATA1

MB_DATA2

MB_DATA3

MB_DATA4

MB_DATA5

MB_DATA6

MB_DATA7

MB_DATA8

MB_DATA9

MB_DATA10

MB_DATA11

MB_DATA12

MB_DATA13

MB_DATA14

MB_DATA15

MB_DATA16

MB_DATA17

MB_DATA18

MB_DATA19

MB_DATA20

MB_DATA21

MB_DATA22

MB_DATA23

MB_DATA24

MB_DATA25

MB_DATA26

MB_DATA27

MB_DATA28

MB_DATA29

MB_DATA30

MB_DATA31

MB_DATA32

MB_DATA33

MB_DATA34

MB_DATA35

MB_DATA36

MB_DATA37

MB_DATA38

MB_DATA39

MB_DATA40

MB_DATA41

MB_DATA42

MB_DATA43

MB_DATA44

MB_DATA45

MB_DATA46

MB_DATA47

MB_DATA48

MB_DATA49

MB_DATA50

MB_DATA51

MB_DATA52

MB_DATA53

MB_DATA54

MB_DATA55

MB_DATA56

MB_DATA57

MB_DATA58

MB_DATA59

MB_DATA60

MB_DATA61

MB_DATA62

MB_DATA63

DDR_B_D[0..63]

<11>

<11> DDR_B_BS0

<11> DDR_B_BS1

<11> DDR_B_BS2

<11> DDR_B_DM[0..7]

<11> DDR_B_CLK0

<11> DDR_B_CLK0#

<11> DDR_B_CLK1

<11> DDR_B_CLK1#

<11> DDR_B_CKE0

<11> DDR_B_CKE1

<11> DDR_B_ODT0

<11> DDR_B_ODT1

<11> DDR_B_SCS0#

<11> DDR_B_SCS1#

<11> DDR_B_RAS#

<11> DDR_B_CAS#

<11> DDR_B_WE#

<11> MEM_MB_RST#

<11> MEM_MB_EVENT#

MB_ADD0

MB_ADD1

MB_ADD2

MB_ADD3

MB_ADD4

MB_ADD5

MB_ADD6

MB_ADD7

MB_ADD8

MB_ADD9

MB_ADD10

MB_ADD11

MB_ADD12

MB_ADD13

MB_ADD14

MB_ADD15

MB_BANK0

MB_BANK1

MB_BANK2

MB_DM0

MB_DM1

MB_DM2

MB_DM3

MB_DM4

MB_DM5

MB_DM6

MB_DM7

MB_DQS_H0

MB_DQS_L0

MB_DQS_H1

MB_DQS_L1

MB_DQS_H2

MB_DQS_L2

MB_DQS_H3

MB_DQS_L3

MB_DQS_H4

MB_DQS_L4

MB_DQS_H5

MB_DQS_L5

MB_DQS_H6

MB_DQS_L6

MB_DQS_H7

MB_DQS_L7

MB_CLK_H0

MB_CLK_L0

MB_CLK_H1

MB_CLK_L1

MB_CKE0

MB_CKE1

MB_ODT0

MB_ODT1

MB_CS_L0

MB_CS_L1

MB_RAS_L

MB_CAS_L

MB_WE_L

MB_RESET_L

MB_EVENT_L

MB_DATA0

MB_DATA1

MB_DATA2

MB_DATA3

MB_DATA4

MB_DATA5

MB_DATA6

MB_DATA7

MB_DATA8

MB_DATA9

MB_DATA10

MB_DATA11

MB_DATA12

MB_DATA13

MB_DATA14

MB_DATA15

MB_DATA16

MB_DATA17

MB_DATA18

MB_DATA19

MB_DATA20

MB_DATA21

MB_DATA22

MB_DATA23

MB_DATA24

MB_DATA25

MB_DATA26

MB_DATA27

MB_DATA28

MB_DATA29

MB_DATA30

MB_DATA31

MB_DATA32

MB_DATA33

MB_DATA34

MB_DATA35

MB_DATA36

MB_DATA37

MB_DATA38

MB_DATA39

MB_DATA40

MB_DATA41

MB_DATA42

MB_DATA43

MB_DATA44

MB_DATA45

MB_DATA46

MB_DATA47

MB_DATA48

MB_DATA49

MB_DATA50

MB_DATA51

MB_DATA52

MB_DATA53

MB_DATA54

MB_DATA55

MB_DATA56

MB_DATA57

MB_DATA58

MB_DATA59

MB_DATA60

MB_DATA61



MB_DATA62

MB_DATA63



LOTES_ACA-ZIF-109-P12-A_FS1R2

EVENT# pull high










0.75V Reference Voltage





Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/11/11		Deciphered Date		2011/11/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-8864					
						Doc No		Document Number		Rev	
						Custm		4019IS		A	
						Date:		Monday, March 26, 2012		Sheet 6 of 40	



Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC, MB LA-8864	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Docu- ment Number	4019IS	Rev A
Date: Monday, March 26, 2012					Sheet 7 of 40		




Co-layout with C100 on PVT




Demo Board Capacitor			
APU_CORE	CORE_NB	CORE_NB_CAP	VDDIO_SUS
22uF x 10	22uF x 2	22uF x 2	(CPU side)
0.22uF x 2	10uF x 1	180pF x 1	22uF x 4
0.01uF x 3	0.22uF x 2		4.7uF x 4
180pF x 2	180pF x 3		0.22uF x 6 + 2(split)
			180pF x 1 + 2(split)
VDDP	VDDR	VDDA	VDDIO_SUS
0.22uF x 2	0.22uF x 2	4.7uF x 1	(DIMM x2)
180pF x 2	1nF x 1	0.22uF x 1	100uF x 2
	180pF x 2	3.3nF x 1	0.1uF x 12


SB-TSI



Panel PWM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC,MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS
				Date	Monday, March 26, 2012
				Sheet	9 of 40
				Rev	A



SM Bus 0-->S0 PWR domain
SM Bus 1-->S5 PWR domain
(for ASF device only)



USB OC1# is for left USB3.0 ports
USB OC6# is for right USB2.0 ports

Internal Pull-up ?

PCIE_RST2# is for PCIE devices on FCH

UID

HUDM3R30@





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2010/11/11		2011/11/11		SCHEMATIC, MB LA-8864	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		4019IS		A	
Date:		Monday, March 26, 2012		Sheet 13 of 40	

STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



CRT Power Down Circuit




DEBUG STRAPS


FCH HAS 15K INTERNAL PU-UP FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS
				Date	Monday, March 26, 2012
				Sheet	15 of 40





EEROM

+DVCC33

UV26

⑧

8 VCC
7 WP
6 SCL
5 SDA
1 A0
2 A1
3 A2
4 GND

MIIC_SCL
MIIC_SDA

CAT24C64Wl-GT3_S08

Addr: A8 (1010 100X)

+DVCC33

RV278
4.7K_0402_5%
⑧

EEROM

MIIC_SCL







RV279
4.7K_0402_5%

ROMLESS

+DVCC33





Signal	Component	Value	Notes
LCD_EDID_DATA	RV281	4.7K_0402_5%	
LCD_EDID_CLK	RV282	4.7K_0402_5%	
MIIC_SDA	RV283	4.7K_0402_5%	
CSCL	RV285	4.7K_0402_5%	
CSDA	RV289	4.7K_0402_5%	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number
				Customer	4019IS
				Date:	Monday, March 26, 2012
				Sheet	17 of 40



Size	Document Number	Rev
Custom	4019IS	A
Date:	Monday, March 26, 2012	Sheet 18 of 40







CRT CONNECTOR




Reserve ESD for CRT connector on DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC,MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS
				Date	Monday, March 26, 2012
				Sheet	19 of 40

<7> UMA_HDMI_TXC+	CV308	1	2	0.1U_0402_16V7K	VGA_DVI_TXC+
<7> UMA_HDMI_TXC-	CV304	1	2	0.1U_0402_16V7K	VGA_DVI_TXC-
<7> UMA_HDMI_TX0+	CV306	1	2	0.1U_0402_16V7K	VGA_DVI_TXD0+
<7> UMA_HDMI_TX0-	CV302	1	2	0.1U_0402_16V7K	VGA_DVI_TXD0-
<7> UMA_HDMI_TX1+	CV303	1	2	0.1U_0402_16V7K	VGA_DVI_TXD1+
<7> UMA_HDMI_TX1-	CV301	1	2	0.1U_0402_16V7K	VGA_DVI_TXD1-
<7> UMA_HDMI_TX2+	CV307	1	2	0.1U_0402_16V7K	VGA_DVI_TXD2+
<7> UMA_HDMI_TX2-	CV305	1	2	0.1U_0402_16V7K	VGA_DVI_TXD2-




HDMI Connector




Reserve ESD for HDMI conn. on DVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHMATIC,MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number 4019IS
Date:	Monday, March 26, 2012	Sheet	20	of	40


SATA HDD Conn.






SATA ODD Conn (for 15"/17")



SATA ODD Conn (for 14")




Power Button & RUSB connector







Security Classification	Compal Secret Data			Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019IS	A
				Monday, March 26, 2012	Sheet 21 of 40

Slot 1 Half PCIe Mini Card-WLAN



Green Clock Generator





















+3V_LAN rising time (10%-90%) need > 1ms and < 100ms.



LAN	WOL	LAN_EN S0	Sx	ISOLATEB S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*

* S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms





Add test point for pin37 on DVT









SLP_CHG#	SELCDP	Function
0	X	DCP autotetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only








Reserved for EHCI CRC errors



Reserved for EHCI CRC errors




150uFx2 or 220uFx1




Change ESD Diode for EMI request

Change ESD Diode for EMI request


CardReader & Audio Conn.



Update JCRIO pin definition on DVT




TPM1.2 on board




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			4019IS	Rev A
			Date: Monday, March 26, 2012	Sheet 26 of 40



LPC Debug Port




KEYBOARD CONN.



For EMI

Close to JKB




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS
				Date	Monday, March 26, 2012
				Sheet	28 of 40
				Rev	A




TP_DATA 2
TP_CLK 3
D89 @
YSDA0502C_SOT23-3
1


Place close to JTP



PCB Fedical Mark PAD



ISPD



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC, MB LA-8864	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS	
				Date:	Monday, March 26, 2012	Sheet 29 of 40

Vgs=10V, Id=9A, Rds=18.5mohm

3V3ALW

4.7uF 0805 10V4Z

Q29

4.7uF 0805 10V4Z

C459

1uF 0402 6.3V6K

0.02uF 0402 25V7K

C465

C466

R412 820K 0402

4R08 120K 0402 5%

Q10A

SUSP

2N7002KDWH_SOT363-6

2N7002KDWH_SOT363-6





Q10B

R408



+3V

O+VSB

The circuit diagram shows a PLL configuration. A 4.7u 0805 10VZ capacitor (C467) is connected to the input of the VCO (Si4800BDY_S08). The VCO output is connected to the gate of a MOSFET (Q11A, 2N7002DKWH SOT363-6) through a 470 0805 5% resistor (R407). The MOSFET gate is also connected to a 4.7u 0805 10VZ capacitor (C461) and a 1u 0402 6.3V6K capacitor (C468). The MOSFET drain is connected to a 4.7u 0805 10VZ capacitor (C462) and a 470 0805 5% resistor (R407). The MOSFET source is connected to ground through a 0.01u 0402 25V7K capacitor (C468). The MOSFET gate is also connected to a 4.7u 0805 10VZ capacitor (C461) and a 1u 0402 6.3V6K capacitor (C468). The MOSFET drain is connected to a 4.7u 0805 10VZ capacitor (C462) and a 470 0805 5% resistor (R407). The MOSFET source is connected to ground through a 0.01u 0402 25V7K capacitor (C468).



[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/21	Deciphered Date	2011/12/11	Title	SCHEMATIC, MB LA-8864	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Document Number	Rev A
					4019IS	
				Date: Monday, March 26, 2012	Sheet 30 of 40	




PH1 under CPU bottom side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C

Please locate these parts
Near EC chip





RTC Battery



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number
					4019IS
					Rev A
					Date: Monday, March 26, 2012
					Sheet 31 of 40

for reverse input protection







Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title	<i>SCHEMATIC, MB LA-8864</i>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Monday, March 26, 2012
				Document Number	4019IS
				Rev A	
C		D		E	Sheet 33 of 40

Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on


Note: S3 - sleep ; S5 - power off




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IS
				Date	Monday, March 26, 2012
				Sheet	34 of 40



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019IS	A
				Date: Monday, March 26, 2012	Sheet 35 of 40






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	SCHEMATIC_MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	4019IS	Rev	A
Date	Monday, March 26, 2012	Sheet	37	of	40


+APU_CORE

+APU_CORE




+APU_CORE

Local



+APU_CORE_NB


+APU_CORE_NB



capacitors under processor on bottom side of board

+APU_CORE_NB

Local



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date		Title	SCHEMATIC, MB LA-8864
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A3	Document Number 4019IS
				Date: Monday, March 26, 2012	Sheet 38 of 40

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	2012/01/04	P31-PWR-DCIN/BATT CONN/OTP	Change PQ1 to SB9006100280	Change source
2.	2012/01/04	P32-PWR-CHARGER	Change PQ209 to SB00000GC10,PQ203 to PCA8057 PQ202 to FDMC7692,PR241 to150K,PR243 to 270K Change PC211,PC212 to unmount ,add PC206,PR206	Change source Circuit modify
3.	2012/01/04	P33-PWR-3.3VALWP/5VALWP	Change PR350 to 30K,PR351 to 20K,PR337,PR357 to120K add PC336,PR336,PC356,PR356	Circuit modify
4.	2012/01/04	P34-PWR-1.5VP/+0.75VSP	Add PR156,PC156	
5.	2012/01/04	P37-PWR +CPU_CORE	Change PL503 to SH00000HD00,PQ502 to TPCA8057	Change source

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/12/31	SCHEMATIC,MB LA-8864	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019IS	A
Date: Monday, March 26, 2012				Sheet	39 of 40

HW PIR (Product Improve Record)

QMLE4 LA-8864P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

GERBER-OUT DATE: 2012/02/13

Item	Date	Page	Solution	Request
1.	1/10	P23	Add PJ31	For saving power consumption
2.	1/12	P29	Change JTP symbol to SP01001BF10	For ME request
3.	1/30	P25	Add internal MIC to MB	For customer request
4.	1/31	P23	Swap UL3 MDI0 and MDI1	For LAN trace routing
5.	2/1	P22	Add PJ33, WLAN power circuit and reset pin	For customer request
6.	2/2	P26	Update JCRI0 pin definition	Change int. MIC to MB
7.	2/2	P25	Remove CA64, add RA32 and RA33	Move sense resistors to MB
8.	2/3	P22	Change JWLAN symbol to SP07000TB00	For ME request
9.	2/3	P27	Add WLAN_PWR# and WLAN_RST#	For customer request
10.	2/8	P23	Add test point TL1 for pin37	For vendor request
11.	2/8	P29	Add screw H17, H20 and H21	For ME request
12.	2/9	P10	Change C218 from 390U to 330U (SF000002080)	For cost down
13.	2/9	P20	Reserve ESD D94-D96 for HDMI	For ESD request
14.	2/9	P19	Remove D3-D5 and add D97 and D98	For ESD request
15.	2/9	P23	Reserve ESD D99 and D100 for LAN	For ESD request
16.	2/9	P21	Add resistors to improve SATA signal quality	For SATA ODD co-layout
17.	2/10	P7	Stuff C126 and C127	For EMI request
18.	2/10	P22	Stuff CCL10	For EMI request
19.	2/10	P7	Reserve R77 and R85	For DeepS3 leakage
20.	2/21	P23	Change UL3 and UL4 PN to SP050006N00	For EMI request

REVISION CHANGE: 0.2 TO 0.3

GERBER-OUT DATE: 2012/03/12

Item	Date	Page	Solution	
1.	3/1	P12	Update RTC scematic	For avoiding +3VL short to GND
2.	2/29	P22	Change R108 pull-high from +3VS to +3VALW	For LVDS sequence issue
3.	3/7	P26	Add R292 and reserve R293	To avoid PXS_PWREN floating
4.	3/7	P7	Unstuff R121~R124,R118,R119	For debug use
5.	3/7	P27	Update U13 footprint	
6.	3/7	P27/30	Connect SATA port2 to 15"ODD connector, and add GPIO54	To solve SATA EA fail issue
7.	3/8		Change RB20, RB34, R3, RV102, R425, R136, R31, R32, R33, RV284, RV287 R62, RV277 to short pad	
8.	3/12	P20	Add C201 and C214	For EMI request
9.	3/12	P21	Add C364 and C365	For EMI request
10.	3/12	P25	Add CA5, CA6, CA64, CA67, CA68 and CA77	For EMI request
11.	3/14	P8	Add C147 co-layout with C100	To avoid damage by SMT process
12.	3/14	P10	Add C148 co-layout with C218	To avoid damage by SMT process

www.s-manuals.com