

Compal confidential

Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_GM+ICH9-M SFF core logic


SKYY

2008-07-29

機 密	等級	硬體二部
	產出人員	
	產出日期	
	解密日期	

Security Classification	Compal Secret Data			Title		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	SCHEMATIC, M/B LA-4021P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401554	Rev B
				Date:	Wednesday, June 03, 2008	Sheet 1 of 36


SKYY



Voltage Rails (0 MEANS ON X MEANS OFF)

power plane State	+B	+5VALW +3VALW +3VM +1.05VM	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +0.9V
S0	0	0	0	0
S1	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :



@ : means just reserve , no build
CONN@ : means ME part.
45@ : means install after SMT.

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	THERMAL SENSOR (CPU)	SODIMM	CLK CHIP	MINI CARD	LCD
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X
SMB_CK_CLK1 SMB_CK_DAT1	ICH9	X	X	X	X	V	V	V	X
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V


I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	10100000
CLOCK GENERATOR (EXT.)	D2	11010010

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-4021P
Date: Wednesday, June 03, 2009				Sheet 3 of 36




REMOTE thermal sensor



Layout Note:
place near the hottest spot area for
NB & top SODIMM.

Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-4021P	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO CORPORATION TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				Custion	401554
Date:		Wednesday, June 03, 2009		Sheet	4 of 36




Cause CPU core power change to 1 phase, and not need support the pin, leave it as TP. 10/02


layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.




Close to CPU pin AW43 within 500mils.




Change to 330u_R9, casue high limitation. 12/14

Length match within 25 mils. The trace width/space/other is 20/7/25.



Close to CPU pin within 500mils.



U1F
PENRYN SFF_UFCBGA956

UID			UIE				
B42	VSS[001]	VSS[082]	AM36	G25	VSS_164	VSS_280	AA15
F44	VSS[002]	VSS[083]	AR35	G23	VSS_165	VSS_281	AC15
D44	VSS[003]	VSS[084]	AI35	G21	VSS_166	VSS_282	X10
F42	VSS[004]	VSS[085]	AV34	J25	VSS_167	VSS_283	AD10
H42	VSS[005]	VSS[086]	AW35	J23	VSS_168	VSS_284	AH12
H42	VSS[006]	VSS[087]	AW33	J21	VSS_169	VSS_285	AE15
K42	VSS[007]	VSS[088]	AT34	L26	VSS_170	VSS_286	AG15
M42	VSS[008]	VSS[089]	AT36	L23	VSS_171	VSS_287	AJ15
P42	VSS[009]	VSS[090]	AV36	L21	VSS_172	VSS_288	AH10
T42	VSS[010]	VSS[091]	BA33	N25	VSS_173	VSS_289	AM12
Y42	VSS[011]	VSS[092]	BB36	N23	VSS_174	VSS_290	AI15
Y42	VSS[012]	VSS[093]	BD36	N21	VSS_175	VSS_291	AN15
AB42	VSS[013]	VSS[094]	C27	R25	VSS_176	VSS_292	AR15
AD42	VSS[014]	VSS[095]	C27	R23	VSS_177	VSS_293	AM10
AE42	VSS[015]	VSS[096]	C29	R21	VSS_178	VSS_294	AT12
AH42	VSS[016]	VSS[097]	E29	U25	VSS_179	VSS_295	AV12
AK42	VSS[017]	VSS[098]	E27	U23	VSS_180	VSS_296	AW13
AM42	VSS[018]	VSS[099]	E27	U21	VSS_181	VSS_297	AW11
AY44	VSS[019]	VSS[100]	G29	W25	VSS_182	VSS_298	AY12
AV44	VSS[020]	VSS[101]	E31	W23	VSS_183	VSS_299	AU15
AT42	VSS[021]	VSS[102]	F31	W21	VSS_184	VSS_300	AW15
AV42	VSS[022]	VSS[103]	I29	AA25	VSS_185	VSS_301	AT10
AB42	VSS[023]	VSS[104]	I27	AA23	VSS_186	VSS_302	BA13
BA43	VSS[024]	VSS[105]	I29	AC25	VSS_187	VSS_303	BA11
BB42	VSS[025]	VSS[106]	I27	AC23	VSS_188	VSS_304	BB12
C39	VSS[026]	VSS[107]	L27	AC25	VSS_189	VSS_305	RC11
C39	VSS[027]	VSS[108]	N29	AC21	VSS_190	VSS_306	BA15
E39	VSS[028]	VSS[109]	N27	AE25	VSS_191	VSS_307	BC15
G37	VSS[029]	VSS[110]	I31	AE23	VSS_192	VSS_308	B6
G37	VSS[030]	VSS[111]	L31	AE21	VSS_193	VSS_309	D6
H38	VSS[031]	VSS[112]	N31	AG25	VSS_194	VSS_310	E6
J39	VSS[032]	VSS[113]	AG23	AG23	VSS_195	VSS_311	G6
M38	VSS[033]	VSS[114]	B27	AG21	VSS_196	VSS_312	H6
N39	VSS[034]	VSS[115]	I29	AI25	VSS_197	VSS_313	K6
R39	VSS[035]	VSS[116]	I27	AJ25	VSS_198	VSS_314	K8
T38	VSS[036]	VSS[117]	R31	AJ21	VSS_199	VSS_315	M8
U39	VSS[037]	VSS[118]	I31	AL25	VSS_200	VSS_316	M6
W39	VSS[038]	VSS[119]	W29	AL23	VSS_201	VSS_317	PR
Y38	VSS[039]	VSS[120]	W27	AL21	VSS_202	VSS_318	PR
AA39	VSS[040]	VSS[121]	W31	AN25	VSS_203	VSS_319	T8
AC39	VSS[041]	VSS[122]	AA29	AN23	VSS_204	VSS_320	T6
AD38	VSS[042]	VSS[123]	AA27	AN21	VSS_205	VSS_321	V8
AE39	VSS[043]	VSS[124]	AC29	AR25	VSS_206	VSS_322	V6
AG39	VSS[044]	VSS[125]	AC27	AR23	VSS_207	VSS_323	Y6
AH38	VSS[045]	VSS[126]	AC31	AR21	VSS_208	VSS_324	Y8
AI39	VSS[046]	VSS[127]	AE29	AU25	VSS_209	VSS_325	Y6
AL39	VSS[047]	VSS[128]	AE27	AU23	VSS_210	VSS_326	Y6
AM38	VSS[048]	VSS[129]	AG29	AU21	VSS_211	VSS_327	ABR
AN39	VSS[049]	VSS[130]	AG27	AW25	VSS_212	VSS_328	ABR
AR39	VSS[050]	VSS[131]	AJ29	AW23	VSS_213	VSS_329	AD8
AR37	VSS[051]	VSS[132]	AJ27	AW21	VSS_214	VSS_330	AD6
AT38	VSS[052]	VSS[133]	AJ27	BA25	VSS_215	VSS_331	AER
AU38	VSS[053]	VSS[134]	AG31	BA23	VSS_216	VSS_332	AER
AW39	VSS[054]	VSS[135]	AJ31	BC25	VSS_217	VSS_333	AH6
AW37	VSS[055]	VSS[136]	AL29	BC23	VSS_218	VSS_334	AK8
BA39	VSS[056]	VSS[137]	AL27	RC21	VSS_219	VSS_335	AK6
BC41	VSS[057]	VSS[138]	AN29	C17	VSS_220	VSS_336	AK6
BD40	VSS[058]	VSS[139]	AN27	C19	VSS_221	VSS_337	AMR
BD38	VSS[059]	VSS[140]	AN27	C17	VSS_222	VSS_338	AM6
B36	VSS[060]	VSS[141]	AL31	E19	VSS_223	VSS_339	APR
H34	VSS[061]	VSS[142]	AR29	G19	VSS_224	VSS_340	AT8
D36	VSS[062]	VSS[143]	AR27	G17	VSS_225	VSS_341	AT6
M36	VSS[063]	VSS[144]	AR31	G19	VSS_226	VSS_342	AU9
K34	VSS[064]	VSS[145]	AW29	I17	VSS_227	VSS_343	AV6
M34	VSS[065]	VSS[146]	AU29	I19	VSS_228	VSS_344	AV6
P34	VSS[066]	VSS[147]	AU27	I19	VSS_229	VSS_345	AW9
T34	VSS[067]	VSS[148]	AW29	L17	VSS_230	VSS_346	AW9
T34	VSS[068]	VSS[149]	AW27	N19	VSS_231	VSS_347	AY6
V34	VSS[069]	VSS[150]	AU31	N17	VSS_232	VSS_348	BA9
T36	VSS[070]	VSS[151]	AW31	R19	VSS_233	VSS_349	BB6
Y34	VSS[071]	VSS[152]	BA29	R17	VSS_234	VSS_350	BC9
AB34	VSS[072]	VSS[153]	BA27	I19	VSS_235	VSS_351	BD6
AD34	VSS[073]	VSS[154]	BC29	I17	VSS_236	VSS_352	B4
Y36	VSS[074]	VSS[155]	BC27	W19	VSS_237	VSS_353	C3
AD36	VSS[075]	VSS[156]	BA31	W17	VSS_238	VSS_354	E3
AF34	VSS[076]	VSS[157]	BC31	AA19	VSS_239	VSS_355	G3
AH34	VSS[077]	VSS[158]	C21	AA17	VSS_240	VSS_356	I3
AK34	VSS[078]	VSS[159]	C23	AC19	VSS_241	VSS_357	I3
AK34	VSS[079]	VSS[160]	E25	AC17	VSS_242	VSS_358	N3
AM34	VSS[080]	VSS[161]	C25	AE19	VSS_243	VSS_359	R3
AP34	VSS[081]	VSS[162]	E23	AE17	VSS_244	VSS_360	U3
		VSS[163]	F21	AG19	VSS_245	VSS_361	W3
				AG17	VSS_246	VSS_362	AA3
				A119	VSS_247	VSS_363	AC3
				AI17	VSS_248	VSS_364	AE3
				AI17	VSS_249	VSS_365	AG3
				AI19	VSS_250	VSS_366	AJ3
				AN19	VSS_251	VSS_367	AL3
				AN17	VSS_252	VSS_368	AN3
				AR19	VSS_253	VSS_369	AR3
				AI19	VSS_254	VSS_370	AU3
				AI17	VSS_255	VSS_371	AW3
				AI17	VSS_256	VSS_372	BA3
				AW19	VSS_257	VSS_373	BC3
				AW17	VSS_258	VSS_374	D2
				BA19	VSS_259	VSS_375	E1
				BA17	VSS_260	VSS_376	G1
				C11	VSS_261	VSS_377	AW1
				C11	VSS_262	VSS_378	BB2
				C15	VSS_263	VSS_379	BA1
				C15	VSS_264	VSS_380	A41
				E15	VSS_265	VSS_381	A39
				H10	VSS_266	VSS_382	A29
				M12	VSS_267	VSS_383	A27
				I15	VSS_268	VSS_384	A31
				I15	VSS_269	VSS_385	A25
				N10	VSS_270	VSS_386	A21
				N15	VSS_271	VSS_387	A19
				T12	VSS_272	VSS_388	A17
				R15	VSS_273	VSS_389	A11
				U15	VSS_274	VSS_390	A15
				W15	VSS_275	VSS_391	A7
				T10	VSS_276	VSS_392	A5
				Y12	VSS_277	VSS_393	A9
				AD12	VSS_278	VSS_394	BD4
					VSS_279	VSS_395	

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓

↓


↓

↓


↓

↓

Mid Frequency Decoupling




High Frequency Decoupling




6/14 :Replace 12pcs 10uF_0805 to 24 pcs 1uF_0402 for CPU transient fail issue.

ESR <= 1.5m ohm

Near CPU CORE regulator




Del C37 to improve power plan. 6/14




Security Classification	Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Rev B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401554
Date:	Wednesday, June 03, 2009	Sheet	7	of 36


Compal Electronics, Inc.

SCHEMATIC, M/B LA-4021P







PCI-EXPRESS GRAPHICS




Strap Pin Table	
CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.







<9> DDR_B_DQS#[0..7] 
 <9> DDR_B_D[0..63] 
 <9> DDR_B_DM[0..7] 
 <9> DDR_B_DQS[0..7] 
 <9> DDR_B_MA[0..14] 

Layout Note:
Place near JP34




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V



Layout Note:
Place these resistor closely JP10, all trace length Max=1.5"


<14,16,22> ICH_SMBDATA
 <14,16,22> ICH_SMBCLK



SO-DIMM B
REVERSE
Bottom side


Security Classification		Compal Secret Data		Title	
Issued Date		2006/02/13		Deciphered Date	
				2006/03/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	
				Document Number	
				401554	
				Date: Wednesday, June 03, 2009	
				Sheet 15 of 36	

Place close to U5




3	2	1
---	---	---


CRT Connector








LCD/PANEL BD. CONN.




LCD POWER CIRCUIT





Security Classification	Compal Secret Data			Title	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	SCHEMATIC, M/B LA-4021P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401554	B
Date: Wednesday, June 03, 2009				Sheet	18 of 36





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	SCHEMATIC, M/B LA-4021P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401554
				Date	Wednesday, June 03, 2009
				Sheet	19 of 36




ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RV
0	1	XOR
1	0	Normal(D)
1	1	PCIE Bit




SATA CD-ROM Connector





Place component's closely SATA CONN. (JP9)




1.8" SATA HDD CONN




Place component's closely SATA CONN. (JP10)







Security Classification: Compal Secret Data
 Issued Date: 2006/02/13
 Deciphered Date: 2006/03/10
 Title: SCHEMATIC, M/B LA-4021P
 Document Number: 401554
 Date: Wednesday, June 03, 2009
 Sheet: 21 of 36






Delete all termination cause they are already inside BOAZMAN. 9/28




Swap connection of JP11 pin9 & pin10. 11/26

Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401554	B
Date: Wednesday, June 03, 2009				Sheet	25 of 36





Title	
SCHEMATIC, M/B LA-4021P	




AMP. FOR INTERNAL SPEAKER




	GAIN1	GAIN0
10dB	0	0
12dB	0	1
15.6dB	1	0
21.6dB	1	1

[illegible]



Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, M/B LA-4021P		
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401554	Rev B	
Date:				Wednesday, June 03, 2009	Sheet	28 of 36





EXTERNAL MICROPHONE/LINE OUT JACK



AMP. FOR EXTERNAL MICROPHONE



AMP. FOR INTERNAL MICROPHONE



Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401554	
				Date: Wednesday, June 03, 2009	Sheet 29 of 36

SWITCH BOARD.

The schematic diagram illustrates the internal circuitry of a Switch Board. It features a central 12-pin connector labeled JP23 and ACES_87213-1000G CONN@. The board is powered by two 3V5 and two 3V1 inputs. The circuit includes several resistors: R466 (5.1K 0402 5%), R467 (5.1K 0402 5%), R468 (10K 0402 5%), and R469 (10K 0402 5%). It also features two LEDs: CAP_RST_EC WL/ST_LED and STB_LED. The board is connected to an I2C bus with signals I2C_CLK, I2C_DAT, and I2C_INT. Two diodes, D47 and D49, are connected to the I2C bus and power lines. The board is labeled PACDN042_SOT23-D.

MDC 1.5 Conn.

Change design at 12/03.

U37: SN74AHC1G08DBCKR_SC70

JP24: CONN@ ACES_88025-120L_12P

JP25: CONN@ ACES_88266-020001

JP26: CONN@ ACES_85204-02001_2P

Components:

- R469: 33 0402 5%
- R470: 0 0402 5%
- C458: @ 10P_0402_25V8K
- C455: 1000P 0402 50V7K
- C456: 0.1U 0402 16V42
- C457: @ 4.7U 0805_10V42

Signals:

- AC97_SDOUT_MDC
- AC97_SYNC_MDC
- AC97_SDIIN1
- AC97_BITCLK_MDC
- AC97_RST#_MDC
- MODEM_DISABLE#
- MOD_RING
- MOD_TIP
- TIP_RING
- GND1
- GND2
- GND3
- GND4
- GND5
- GND6
- GND7
- GND8
- GND9
- GND10
- GND11
- GND12
- GND13
- GND14
- GND15
- GND16
- GND17
- GND18
- GND19
- GND20
- GND21
- GND22
- GND23
- GND24
- GND25
- GND26
- GND27
- GND28
- GND29
- GND30
- GND31
- GND32
- GND33
- GND34
- GND35
- GND36
- GND37
- GND38
- GND39
- GND40
- GND41
- GND42
- GND43
- GND44
- GND45
- GND46
- GND47
- GND48
- GND49
- GND50
- GND51
- GND52
- GND53
- GND54
- GND55
- GND56
- GND57
- GND58
- GND59
- GND60
- GND61
- GND62
- GND63
- GND64
- GND65
- GND66
- GND67
- GND68
- GND69
- GND70
- GND71
- GND72
- GND73
- GND74
- GND75
- GND76
- GND77
- GND78
- GND79
- GND80
- GND81
- GND82
- GND83
- GND84
- GND85
- GND86
- GND87
- GND88
- GND89
- GND90
- GND91
- GND92
- GND93
- GND94
- GND95
- GND96
- GND97
- GND98
- GND99
- GND100

The schematic diagram illustrates the internal components and pin connections of the KSI00 module. It is organized into several sections:

- Top Section:** Shows the module's external pins and their connections to internal components.
 - Left Pins:** KSI01 (1), KSI00 (2), KSI02 (3), KSI05 (4), KSI D 14 (5), KSI D 8 (6), KSI D 12 (7), KSI D 10 (8), KSI D 0 (9), KSI D 4 (10), KSI D 2 (11), KSI D 1 (12), KSI D 3 (13), KSI03 (14), KSI08 (15), KSI04 (16), KSI07 (17), KSI06 (18), KSI010 (19), KSI01 (20), KSI D 5 (21), KSI D 6 (22), KSI D 13 (23), KSI D 11 (24), KSI D 9 (25), KSI D 1 (26), KSI09 (27), KSI D 28 (28), KSI D 29 (29), KSI D 30 (30), KSI D 31 (31), GND1 (32), GND2 (33).
 - Right Pins:** KSI D 3 (1), KSI03 (2), KSI02 (3), KSI04 (4), KSI07 (5), KSI06 (6), KSI010 (7), KSI01 (8), KSI D 5 (9), KSI D 6 (10), KSI07 (11), KSI D 13 (12), KSI D 11 (13), KSI09 (14).
- Internal Components:**
 - CP1, CP2, CP3, CP4, CP5, CP6, CP7:** These are 8-pin components, likely capacitors or small ICs, connected to various pins. For example, CP1 is connected to KSI01, KSI00, KSI02, KSI05, KSI D 14, KSI D 8, KSI D 12, and KSI D 10.
 - DAP202U_SOT323-3:** These are 3-pin components, likely diodes or small ICs, connected to various pins. For example, DAP202U_SOT323-3 is connected to KSI01, KSI02, KSI D 14, KSI D 8, KSI D 12, KSI D 10, KSI D 5, KSI D 6, KSI D 13, KSI D 11, KSI D 9, KSI D 1, KSI09, KSI D 28, KSI D 29, KSI D 30, KSI D 31, GND1, and GND2.
- Bottom Section:** Shows the module's external pins and their connections to internal components.
 - Left Pins:** KSI01 (1), KSI02 (2), KSI05 (3), KSI D 14 (4), KSI D 8 (5), KSI D 12 (6), KSI D 10 (7), KSI D 0 (8), KSI D 4 (9), KSI D 2 (10), KSI D 1 (11), KSI D 3 (12), KSI03 (13), KSI08 (14), KSI04 (15), KSI07 (16), KSI06 (17), KSI010 (18), KSI01 (19), KSI D 5 (20), KSI D 6 (21), KSI D 13 (22), KSI D 11 (23), KSI D 9 (24), KSI D 1 (25), KSI09 (26), KSI D 28 (27), KSI D 29 (28), KSI D 30 (29), KSI D 31 (30), GND1 (31), GND2 (32).
 - Right Pins:** KSI D 3 (1), KSI03 (2), KSI02 (3), KSI04 (4), KSI07 (5), KSI06 (6), KSI010 (7), KSI01 (8), KSI D 5 (9), KSI D 6 (10), KSI07 (11), KSI D 13 (12), KSI D 11 (13), KSI09 (14).


The diagram also includes a note: "CONN@ HRS_FH28-60(30)SB-1SH(8)".

Power button



The diagram illustrates the power button circuit. It features a push-button SW1 (1B7002-0121L 4P) connected to a +3VL supply through a 100K_0402_5% resistor R472. The button's other terminal is connected to ground. The signal line, labeled ON/OFF#, passes through a 1uF_0603_10V4Z capacitor C463 to the input of an inverter U20 (SN74LVC1G14DCKR_SC70-5). The inverter's output is connected to a +3VL supply through a 100K_0402_5% resistor R473 and to a 2N7002 SOT23 MOSFET Q38. The MOSFET's gate is also connected to +3VL through a 100K_0402_5% resistor R471. The MOSFET's drain is connected to a +3VALW supply through a 100K_0402_5% resistor R474 and to the ON/OFFBTN_KBC# (<33>) pin. The MOSFET's source is connected to ground. The MOSFET's drain is also connected to the ON/OFFBTN# (<22>) pin through a CH751H-40_SC76 diode D28. The diode's anode is connected to the MOSFET's drain and its cathode is connected to ground.

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-4021P		
				Docuement Number	Rev	
				401554	B	
Date:				Wednesday, June 03, 2009	Sheet	30 of 36



U22, D30, R481, C474 ~ C477 will move to USB board side to save M/B space.




Change for SI1 to prevent USB power short to GND cause system shutdown. 0130

Change C486 from 2200pF to 680pF.
Change C321 from 1000pF to 1uF.
Change R484 from 10K to 100K.
Change C484 from 1000pF to 0.47uF.
Change R484 from 1K to 820.


Currently power USB will not enable after OCP, so add R629 make it enable after OCP free.

Security Classification				Compal Secret Data				Title			
Issued Date				2006/02/13				Deciphered Date			
2006/07/26				2006/07/26				2006/07/26			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401554				401554			
Date: Wednesday, June 03, 2009				Sheet 31 of 36				Rev B			







BIOS ROM



LPC Debug Port




Security Classification	Compal Secret Data					
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401554	REV B	
				Date:	Wednesday, June 03, 2009	Sheet 32 of 36



keyboard/mouse Interface

SMSC_1091-NU_TQFP-128P

General Purpose I/O Interface



Del D35 & @523 for power saving. 0130.



@R519 for power saving. 0130.

Swap BAT_PWM_OUT and LAN_DISABLE_N. 10/08


Keep location as PR154. 12/4

Add in 12/3.


Add in 2/1.



Power Mgmt/SIRQ




LPC Bus




AGND FILTER

Access Bus Interface



Miscellaneous



LANLINK_STATUS# no longer read by KBC. Add R333 between signal and pin 65. 10/08



Install R57. 10/08

SMSC guideline suggest to change 0.1U to 0 ohm

Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401554
				Rev B	
				Date	Wednesday, June 03, 2009
				Sheet	33 of 36


SCHEMATIC, M/B LA-4021P

DOCKING CONNECT




Delete:


- 1. L21 - L23.
- 2. C605 - C610.
- 3. R635 - R637.
- 4. U27 - U29.
- 5. C519 - C521.
- 6. R548 - R550.






WWAN Card STANDOFF





CPU support



MDC STANDOFF




De1 H1, H7 & H8. 1/18



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2005/05/26	Deciphered Date	2006/07/26	Title	SCHEMATIC, M/B LA-4021P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401554	
				Date: Wednesday, June 03, 2009	Sheet 35 of 36


Modify at 7/31 after discuss with power team.

+1.05VM to +VCCP Transfer




+3VALW to +3VM_WOL Transfer


To increase voltage margin, change pull-up rail on R518 from +3VALW to B+. 1/31



Discharge circuit-2 for V-M




+3VALW to +3VS Transfer




+3VALW to +3VM Transfer

To increase voltage margin, change pull-up rail on R574 from +3VALW to B+. 1/31




SYS. STATE	PM_SLP_M#	LAN_WOL_EN	+3VM_WOL	+3VM
M-off / No WOL	0	0	0V	0V
M-off / WOL	0	1	3.3V	0V
M1 (ME on)	1	0	3.3V	3.3V
M1 (ME on)	1	1	3.3V	3.3V


+5VALW to +5VS Transfer



Design Change at 9/14.



Discharge circuit-1



Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401554	
				Date: Wednesday, June 03, 2009	Sheet 36 of 36