

PEQAE

Erie 10AS/10ASG


LA-7291P REV 1.0 Schematic

**AMD Llano FS1 Processor / Hudson M2/M3
Whistler LP & Whistler Pro**

2011-04-26 Rev 1.0

Toshiba Satellite P7xx P755

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	1 of 52



Voltage Rails

(0 MEANS ON X MEANS OFF)

power plane State	+RTCVC	B+	+5VL +3VL	+5VALW +3VALW +1.1VALW +VSB	+1.5V +3V +1.05V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +CPU_CORE +CPU_CORE_NB +VGA_CORE +3VSG +1.8VSG +1.5VSG +1.0VSG
S0	0	0	0	0	0	0
S1	0	0	0	0	0	0
S3	0	0	0	0	0	X
S5 S4/AC	0	0	0	0	X	X
S5 S4/ Battery only	0	0	0	X	X	X
S5 S4/AC & Battery don't exist	0	X	X	X	X	X

BTO Option Table

Function	HDMI				SKU		
description	HDMI				SKU		
explain	UMA PowerXpress	Discrete	COMMON	CEC	UMA	PowerXpress	Discrete
BTO	IHDMI@	DHDMI@	HDMI@	CEC@	UMA@	UMA@+VGA@+PX@	VGA@+DIS@

Function	MINI PCI-E SLOT	LAN			Fingerprint	CIR	KB Light
description	3G	LAN			Fingerprint	CIR	KB Light
explain	3G	10/100M		GIGA	Fingerprint	CIR	KB Light
BTO	3G@	8105ELDO@	8105ESWR@	8111E@	FP@	CIR@	KBL@

Function	Felica	G-SENSOR	Cam & Mic	Panel		
description	Felica	G-SENSOR	Cam & Mic	Panel (DIS@)		
explain	Felica	G-SENSOR	Cam & Mic	3D LVDS	eDP	Non-3D & EDP
BTO	FELICA@	GSENSOR@	CAM@	3D@+NOEDP@	EDP@	NO3D@+NOEDP@

Function	GPIO for PowerXpress		Chipset			
description	PowerXpress (PX@)		FCH		GPU	
explain	PowerXpress Enable	Crossfire Enable	Hudson-M3		Whistler Pro	
BTO	PXSEN@	CROSSEN@	HUDM3R1@	HUDM3R3@	WHPROR1@	WHPROR3@

Function	PowerXpress		Renesas USB3.0	FCH		EC	
description	PowerXpress		Renesas USB3.0	FCH		EC	
explain	BACO mode	Non-BACO	Renesas USB3.0	Hudson-M2	Hudson-M3	KB-930	KB-9012
BTO	BACO@	NOBACO@	RENE@	M2@	M3@	KB930@	KB9012@

FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 000X b
+3VS	DDR SO-DIMM 1	A2 H	1010 001X b
+3VS	WLAN		
+3VS	3G		

EC SM Bus1 Address

EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	CPU Thermal Sensor	98 H	1001 1001 b
+3VL	HDMI-CEC	34 H	0011 0100 b	+3VS	GPU Thermal Sensor	82 H	1000 0010 b
				+3VS	G-Sensor	40 H	0100 0000 b
				+3VS	Light Sensor	52 H	0101 0010 b
				+3VS	LVDS EEPROM	A8 H	1010 1000 b
				+3VS	3D - Bootloader	C0 H	1100 0000 b
				+3VS	3D - Slave	60 H	0110 0000 b
Power	Device	HEX	Address				
+3VL	Cap. Sensor		Virtual I2C				

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11		Deciphered Date	2011/11/11		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A7291		
				Document Number	4019CQ	
				Rev B		
Date: Thursday, May 05, 2011				Sheet	4	of 52

<12> PCIE_GT_X_C_FRX_P[0..15]

<12> PCIE_GT_X_C_FRX_N[0..15]

PCIE_FTX_C_GRX_P[0..15]

PCIE_FTX_C_GRX_N[0..15]



GRAPHICS

<34> PCIE_FRX_C_LANTX_P0 PCIE_FRX_C_LANTX_P0 AC5

<34> PCIE_FRX_C_LANTX_N0 PCIE_FRX_C_LANTX_N0 AC6

<33> PCIE_FRX_WLANTX_P1 PCIE_FRX_WLANTX_P1 AC8

<33> PCIE_FRX_WLANTX_N1 PCIE_FRX_WLANTX_N1 AC9

<33> PCIE_FRX_JETTX_P2 PCIE_FRX_JETTX_P2 AB7

<33> PCIE_FRX_JETTX_N2 PCIE_FRX_JETTX_N2 AB8



UMI LINK

<22> UMI_MTX_C_FRX_P0 UMI_MTX_C_FRX_P0 AE8

<22> UMI_MTX_C_FRX_N0 UMI_MTX_C_FRX_N0 AE7

<22> UMI_MTX_C_FRX_P1 UMI_MTX_C_FRX_P1 AE6


<22> UMI_MTX_C_FRX_N1 UMI_MTX_C_FRX_N1 AE5

<22> UMI_MTX_C_FRX_P2 UMI_MTX_C_FRX_P2 AE9

<22> UMI_MTX_C_FRX_N2 UMI_MTX_C_FRX_N2 AE8

<22> UMI_MTX_C_FRX_P3 UMI_MTX_C_FRX_P3 AD8


<22> UMI_MTX_C_FRX_N3 UMI_MTX_C_FRX_N3 AD7



+1.2VSO R9 196_0402_1%


P_ZVDDP K5 P_ZVSS K4

AMD_TOPEDO_FS-1



For PowerXpress

Place R1 ~ R8 close to C33 ~ C40




LAN



WLAN

JET


FAN Control Circuit




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Custom	4019CQ	B
				Date:	Thursday, May 05, 2011	Sheet 5 of 52




Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2010/11/11	Deciphered Date	2011/11/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC MB A7291		
					Document Number		Rev B
					4019CQ		
Date: Thursday, May 05, 2011					Sheet 6 of 52		







HPD




Panel ENBKL




Panel ENVDD



SB-TSI









Panel PWM



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/11/11				Deciphered Date			
2010/11/11				2011/11/11				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematic MB A7291				Document Number			
				4019CQ				Rev			
				Thursday, May 05, 2011				Sheet 9 of 52			

DDR3 SO-DIMM B Standard Type



<5> PCIE_FTX_C_GRX_P[0..15] <5> PCIE_FTX_C_GRX_N[0..15]

PCIE GTX C FRX P[0..15] PCIE GTX_C_FRX_P[0..15] <5>
PCIE GTX C FRX N[0..15] PCIE GTX_C_FRX_N[0..15] <5>

VGA_INV_T_PWM 1 2
RV4 10K_0402_5%
VGA_ENVDD 1 2
RV5 10K_0402_5%

UV1A WHPROR3@

PCIE_FTX_C_GRX_P0 AA38 PCIE_RX0P
PCIE_FTX_C_GRX_N0 Y37 PCIE_RX0N
PCIE_FTX_C_GRX_P1 Y35 PCIE_RX1P
PCIE_FTX_C_GRX_N1 W36 PCIE_RX1N
PCIE_FTX_C_GRX_P2 W38 PCIE_RX2P
PCIE_FTX_C_GRX_N2 V37 PCIE_RX2N
PCIE_FTX_C_GRX_P3 V35 PCIE_RX3P
PCIE_FTX_C_GRX_N3 U36 PCIE_RX3N
PCIE_FTX_C_GRX_P4 U38 PCIE_RX4P
PCIE_FTX_C_GRX_N4 T37 PCIE_RX4N
PCIE_FTX_C_GRX_P5 T35 PCIE_RX5P
PCIE_FTX_C_GRX_N5 R36 PCIE_RX5N
PCIE_FTX_C_GRX_P6 R38 PCIE_RX6P
PCIE_FTX_C_GRX_N6 P37 PCIE_RX6N
PCIE_FTX_C_GRX_P7 P35 PCIE_RX7P
PCIE_FTX_C_GRX_N7 N36 PCIE_RX7N
PCIE_FTX_C_GRX_P8 N38 PCIE_RX8P
PCIE_FTX_C_GRX_N8 M37 PCIE_RX8N
PCIE_FTX_C_GRX_P9 M35 PCIE_RX9P
PCIE_FTX_C_GRX_N9 L36 PCIE_RX9N
PCIE_FTX_C_GRX_P10 L38 PCIE_RX10P
PCIE_FTX_C_GRX_N10 K37 PCIE_RX10N
PCIE_FTX_C_GRX_P11 K35 PCIE_RX11P
PCIE_FTX_C_GRX_N11 J36 PCIE_RX11N
PCIE_FTX_C_GRX_P12 J38 PCIE_RX12P
PCIE_FTX_C_GRX_N12 H37 PCIE_RX12N
PCIE_FTX_C_GRX_P13 H35 PCIE_RX13P
PCIE_FTX_C_GRX_N13 G36 PCIE_RX13N
PCIE_FTX_C_GRX_P14 G38 PCIE_RX14P
PCIE_FTX_C_GRX_N14 F37 PCIE_RX14N
PCIE_FTX_C_GRX_P15 F35 PCIE_RX15P
PCIE_FTX_C_GRX_N15 E37 PCIE_RX15N


PCI EXPRESS INTERFACE

CLOCK
PCIE_REFCLKP
PCIE_REFCLKN
CALIBRATION
PCIE_CALRP
PCIE_CALRN

<22> CLK_PEG_VGA CLK_PEG_VGA# AB35
<22> CLK_PEG_VGA# CLK_PEG_VGA# AA36
NC#1
NC#2
PWRGOOD
VGA_RST# AA30

216-0772000-PRO_FCBGA962


For PowerXpress



216-0772000-PRO_FCBGA962

For FHD 3D Panel








For Single Channel LVDS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019CQ
Date: Thursday, May 05, 2011				Sheet	12 of 52


Strap Name	Pin Name	Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNCR	VIP Device Strap Enable indicates to the software driver (internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPIO9	VGA Disable determines (internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13	GPIO13,12,11 (config 2.1.0) : (internal PD) memory apertures a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. 128 MB 000 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010 32 MB 011	001
CONFIG[1]	GPIO12		
CONFIG[0]	GPIO11		
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device (internal PD) 1: Enable 0: Disable	0
AUD[1]	HSYNC	00: No audio function; 18: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected	11
AUD[0]	VSYNCR	11: Audio for both DisplayPort and HDMI	
BIF_GEN2_EN	GPIO2	0: Advertises the PCI-E device as 2.5 GT/s capable at power-on 1: Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	H2SYNCR GENLCK GPIO8 GPIO21	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	NC

Don't have this strap for Whistler




Security Classification	Compal Secret Data	2010/11/11	Deciphered Date	2011/11/11	Title
Issued Date					SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev B
Date	Thursday, May 05, 2011	Sheet	13	of	52






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	8
Date: Thursday, May 05, 2011				Sheet	15 of 52




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019CQ	
				Date: Thursday, May 05, 2011	Sheet 16 of 52



BACO mode:
 +VGA_CORE: off
 +1.5VSG: off
 +BIF_VDDC= +1.0VSG


Normal mode:
 +BIF_VDDC= +VGA_CORE



AO3416 NMOS
 Vgs(th)(Max)= 1V
 Rds(on)(Max)= 22m ohm @Vgs=4.5V


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019CQ
				Date	Thursday, May 05, 2011
				Sheet	17 of 52
				Rev	B

Memory Partition A - Lower 32 bits




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	18 of 52
				Rev	B

Memory Partition A - Upper 32 bits





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title SCHEMATIC MB A7291		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN EITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019CQ	B
				Date:	Thursday, May 05, 2011	Sheet 19 of 52

Memory Partition C - Lower 32 bits




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019CQ
				Rev	B
				Date:	Thursday, May 05, 2011
				Sheet	20 of 52


Memory Partition C - Upper 32 bits




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN EITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	4019CQ	B	
				Date:	Thursday, May 05, 2011	Sheet 21 of 52	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Rev B
4019CQ				Date: Thursday, May 05, 2011	
				Sheet 22 of 52	





STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



DEBUG STRAPS


FCH HAS 15K INTERNAL PU-UP FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT






CRT Power Down Circuit

VGA_PD: Support CRT power saving
L: MLDAC power on
H: MLDAC power off



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	4019CQ
				Date: Thursday, May 05, 2011	Sheet 25 of 52





Place via on each trace bus and let resistor very close the via

<27>	APU_TXOUT0+		1	UMA@_2	R262	@	0.0402_5%	LVD5_TXOUT0+
<27>	APU_TXOUT0-		1	UMA@_2	R263	@	0.0402_5%	LVD5_TXOUT0-
<27>	APU_TXOUT1+		1	UMA@_2	R265	@	0.0402_5%	LVD5_TXOUT1+
<27>	APU_TXOUT1-		1	UMA@_2	R264	@	0.0402_5%	LVD5_TXOUT1-
<27>	APU_TXOUT2+		1	UMA@_2	R298	@	0.0402_5%	LVD5_TXOUT2+
<27>	APU_TXOUT2-		1	UMA@_2	R277	@	0.0402_5%	LVD5_TXOUT2-
<27>	APU_TXOUT_CLK+		1	UMA@_2	R297	@	0.0402_5%	LVD5_TXCLK+
<27>	APU_TXOUT_CLK-		1	UMA@_2	R296	@	0.0402_5%	LVD5_TXCLK-
<27>	UMA_LCD_CLK		1	UMA@_2	R300	@	0.0402_5%	LVD5_EDID_CLK
<27>	UMA_LCD_DATA		1	UMA@_2	R299	@	0.0402_5%	LVD5_EDID_DATA
<9.27>	APU_INV_T_PWM		1	LED	R332	@	0.0402_5%	LED_PWM
<9>	APU_ENVDD		1	LCD_ENVDD	R350	@	0.0402_5%	LCD_ENVDD
<9>	APU_ENBKL		1	EC_ENBKL	R357	@	0.0402_5%	EC_ENBKL <38>

To prevent EC pin damage

The top diagram shows an LED PWM signal connected to an LED through a diode (D29) and a resistor (R448). The LED PWM_D pin is connected to the LED through a resistor (R144). The bottom diagram shows a BKOFF# signal connected to an LED through a diode (D30) and a resistor (R875). The BKOFF#_D pin is connected to the LED through a resistor (R113).

<12>	VGA_TXOUT0+		1	D50	0	0402_5%	LVDS_TXOUT0+
			R331	1	D50	0	0402_5%
<12>	VGA_TXOUT0-		1	D50	0	0402_5%	LVDS_TXOUT0-
			R309	1	D50	0	0402_5%
<12>	VGA_TXOUT1+		1	D50	0	0402_5%	LVDS_TXOUT1+
			R317	1	D50	0	0402_5%
<12>	VGA_TXOUT1-		1	D50	0	0402_5%	LVDS_TXOUT1-
			R315	1	D50	0	0402_5%
<12>	VGA_TXOUT2+		1	D50	0	0402_5%	LVDS_TXOUT2+
			R308	1	D50	0	0402_5%
<12>	VGA_TXOUT2-		1	D50	0	0402_5%	LVDS_TXOUT2-
			R302	1	D50	0	0402_5%
<12>	VGA_TXCLK+		1	D50	0	0402_5%	LVDS_TXCLK+
			R305	1	D50	0	0402_5%
<12>	VGA_TXCLK-		1	D50	0	0402_5%	LVDS_TXCLK-
			R304	1	D50	0	0402_5%
<13>	VGA_LCD_CLK		1	D50	0	0402_5%	LVDS_EDID_CLK
			R314	1	D50	0	0402_5%
<13>	VGA_LCD_DATA		1	D50	0	0402_5%	LVDS_EDID_DATA
			R310	1	D50	0	0402_5%
<12>	VGA_INV_T_PWM		1	D50	0	0402_5%	LED_PWM
			R349	1	D50	0	0402_5%
<12>	VGA_ENVDD		1	D50	0	0402_5%	LCD_ENVDD
			R356	1	D50	0	0402_5%
<13>	VGA_ENBKL		1	D50	0	0402_5%	EC_ENBKL
			R358	1	D50	0	0402_5%

EC PWM

<38> INVT_PWM 

[illegible]

<12> VGA_TZOUT0+		1 30 @ 2 R500 0_0402_5%	LVDS_TZOUT0+
<12> VGA_TZOUT0-		1 30 @ 2 R501 0_0402_5%	LVDS_TZOUT0-
<12> VGA_TZOUT1+		1 30 @ 2 R502 0_0402_5%	LVDS_TZOUT1+
<12> VGA_TZOUT1-		1 30 @ 2 R503 0_0402_5%	LVDS_TZOUT1-
<12> VGA_TZOUT2+		1 30 @ 2 R504 0_0402_5%	LVDS_TZOUT2+
<12> VGA_TZOUT2-		1 30 @ 2 R505 0_0402_5%	LVDS_TZOUT2-
<12> VGA_TZCLK+		1 30 @ 2 R507 0_0402_5%	LVDS_TZCLK+
<12> VGA_TZCLK-		1 30 @ 2 R508 0_0402_5%	LVDS_TZCLK-

[illegible]

Device	Pin	Signal	IO Type	Bank	Pin	Signal	IO Type	Bank
C880	<13>	VGA_EDP_TX0+	IO	0.1U	0402	16V7K	LVDS	TZOUT0+
	<13>	VGA_EDP_TX0-	IO	0.1U	0402	16V7K	LVDS	TZOUT0-
	<13>	VGA_EDP_TX1+	IO	0.1U	0402	16V7K	LVDS	TZOUT1+
	<13>	VGA_EDP_TX1-	IO	0.1U	0402	16V7K	LVDS	TZOUT1-
	<13>	VGA_EDP_TX2+	IO	0.1U	0402	16V7K	LVDS	TZOUT2+
	<13>	VGA_EDP_TX2-	IO	0.1U	0402	16V7K	LVDS	TZOUT2-
	<13>	VGA_EDP_TX3+	IO	0.1U	0402	16V7K	LVDS	TZCLK+
	<13>	VGA_EDP_TX3-	IO	0.1U	0402	16V7K	LVDS	TZCLK-
C889	<13>	VGA_EDP_AUX+	IO	0.1U	0402	16V7K	LVDS	EDID_CLK
	<13>	VGA_EDP_AUX-	IO	0.1U	0402	16V7K	LVDS	EDID_DATA

Close to LVDS Connector

<27> TL_INV_T_PWM 1 UMAC 2 LED_PWM
R333 0 0402_5%

<27> TL_ENVDD 1 UMAC 2 LCD_ENVDD
R351 0 0402_5%

<27> TL_BKOFF# 1 UMAC 2 EC_ENBKL
R360 0 0402_5%

For UMA & PowerXpress



<24> UMA_CRT_R	UMA	1	2	CRT_R
<24> UMA_CRT_G	UMA	1	2	CRT_G
<24> UMA_CRT_B	UMA	1	2	CRT_B
<24> UMA_CRT_HSYNC	UMA	1	2	CRT_HSYNC
<24> UMA_CRT_VSYNC	UMA	1	2	CRT_VSYNC
<24> UMA_CRT_CLK	UMA	1	2	CRT_CLK
<24> UMA_CRT_DATA	UMA	1	2	CRT_DATA

Close to CRT Connector


For DISCRETE

<13> VGA_CRT_R	DIS	1	2	CRT_R
<13> VGA_CRT_G	DIS	1	2	CRT_G
<13> VGA_CRT_B	DIS	1	2	CRT_B
<13> VGA_CRT_HSYNC	DIS	1	2	CRT_HSYNC
<13> VGA_CRT_VSYNC	DIS	1	2	CRT_VSYNC
<13> VGA_CRT_CLK	DIS	1	2	CRT_CLK
<13> VGA_CRT_DATA	DIS	1	2	CRT_DATA



Close to CRT Connector



Change Q205 power to +3VS on DVT






CRT CONNECTOR






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	29 of 52

HDMI CEC Controller






For DISCRETE

<13>	VGA_HDMI_CLK+	CV296	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXC+
<13>	VGA_HDMI_CLK-	CV293	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXC-
<13>	VGA_HDMI_TX0+	CV294	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD0+
<13>	VGA_HDMI_TX0-	CV297	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD0-
<13>	VGA_HDMI_TX1+	CV299	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD1+
<13>	VGA_HDMI_TX1-	CV298	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD1-
<13>	VGA_HDMI_TX2+	CV295	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD2+
<13>	VGA_HDMI_TX2-	CV300	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD2-




For UMA & PowerXpress

UMA_HDMI_TXC+	CV308	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TXC+
UMA_HDMI_TXC-	CV304	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TXC-
UMA_HDMI_TXD+	CV306	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TXD+
UMA_HDMI_TXD-	CV302	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TXD-
UMA_HDMI_TXI+	CV303	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TXI+
UMA_HDMI_TXI-	CV301	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TXI-
UMA_HDMI_TX2+	CV307	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TX2+
UMA_HDMI_TX2-	CV305	1	2	0.1U	0402	16V7K	IHDMI@	VGA DVI TX2-




HDMI Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A7291		
				Size	Document Number	Rev B
				4019CQ		
Date:		Thursday, May 05, 2011	Sheet	30	of	52


IR Emitter Connector



Felica




Finger printer





For ESD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, May 05, 2011
				Sheet	32 of 52
				Rev	B


Short PJ26 for WLAN







Pin 1 to 52 connection diagram for the FOX AS0B226-SA0N-7F. The diagram shows a 52-pin connector with pins numbered 1 to 52. Pins 1-8 are connected to CLKREQ_JET# (pin 1), CLK_JET# (pin 2), and CLK_JET# (pin 3). Pins 9-18 are connected to UIM_DATA (pin 9), UIM_CLK (pin 10), UIM_RESET (pin 11), UIM_VFP (pin 12), and APU_PCIE_RST# (pin 13). Pins 19-28 are connected to PCIE_FRX_JETTX_N2 (pin 19), PCIE_FRX_JETTX_P2 (pin 20), PCIE_FTX_C_JETRX_N2 (pin 21), and PCIE_FTX_C_JETRX_P2 (pin 22). Pins 29-38 are connected to USB20_N6 (pin 29), USB20_P6 (pin 30), LED_3G# (pin 31), and LED_3G# (pin 32). Pins 39-48 are connected to USB20_N6 (pin 39), USB20_P6 (pin 40), LED_3G# (pin 41), and LED_3G# (pin 42). Pins 49-52 are connected to GND1 (pin 49), GND2 (pin 50), and GND1 (pin 51). The diagram also shows connections for +1.5VS, +3VS, 2.75A, 3G_OFF#, FCH_SCLX0, FCH_SDAT0, and LED. The connector is labeled FOX AS0B226-SA0N-7F.




MAX14566B		
CB SLP_CHG#	CEN# SLP_CHG_M3	STATUS
0	0	AUTO MODE
0	1	Force Dedicated charger mode (MODE3)
1	X	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B
					4019CQ	
				Date:	Thursday, May 05, 2011	Sheet 33 of 52




Add RC24 and RC17 close to UC1 for xd issue




Change RC17 to 0 ohm for SDXC performance low issue on PVT

Reserved for EMI, close to UC1.42




Change MDIO5 clock trace routing for SDHC issue on DVT


+1.5V to +1.05V Transfer




+3VALW to +3V Transfer






Close to U102.D7












Close to U102.P13



























Follow Vendor recommend.



Remove USB3.0 co-layout resistor on DVT














































Close to U1.M2




Security Classification	2010/11/11	Compal Secret Data	Deciphered Date	2011/11/11	Title	Compal Electronics, Inc.
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Size	Document Number	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						4019CQ
Date: Thursday, May 05, 2011						Rev B

For EMI




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	SCHEMATIC MB A7291	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date	Thursday, May 05, 2011
				Sheet	38 of 52

SPI Flash (128KB)




Lid SW




LPC Debug Port


Place the PAD under DDR DIMM.




Keyboard LED



G-Sensor




Place UG1 on TOP Layer



KEYBOARD CONN.


KSI[0..7] KSI[0..7] <24,38,40>

KSO[0..17] KSO[0..17] <38,40>




For EMI

KSO16	C401	100P_0402_50V8J
KSO17	C402	100P_0402_50V8J
KSO2	C403	100P_0402_50V8J
KSO1	C404	100P_0402_50V8J
KSO0	C405	100P_0402_50V8J
KSO4	C406	100P_0402_50V8J
KSO3	C407	100P_0402_50V8J
KSO5	C408	100P_0402_50V8J
KSO14	C409	100P_0402_50V8J
KSO6	C410	100P_0402_50V8J
KSO7	C411	100P_0402_50V8J
KSO13	C412	100P_0402_50V8J
KSO8	C413	100P_0402_50V8J
KSO9	C414	100P_0402_50V8J
KSO10	C415	100P_0402_50V8J
KSO11	C416	100P_0402_50V8J
KSO12	C417	100P_0402_50V8J
KSO15	C418	100P_0402_50V8J
KSI7	C419	100P_0402_50V8J
KSI2	C420	100P_0402_50V8J
KSI3	C421	100P_0402_50V8J
KSI4	C422	100P_0402_50V8J
KSI5	C423	100P_0402_50V8J
KSI6	C424	100P_0402_50V8J
KSI1	C425	100P_0402_50V8J
KSI2	C426	100P_0402_50V8J
KSI3	C427	100P_0402_50V8J
KSI4	C428	100P_0402_50V8J
KSI5	C429	100P_0402_50V8J
KSI6	C430	100P_0402_50V8J
KSI7	C431	100P_0402_50V8J
KSI8	C432	100P_0402_50V8J
KSI9	C433	100P_0402_50V8J
KSI10	C434	100P_0402_50V8J
KSI11	C435	100P_0402_50V8J




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2010/11/11				2011/11/11				SCHEMATIC MB A7291			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								4019CQ			
								Date: Thursday, May 05, 2011			
								Sheet 39 of 52			


Power Button




Caps Sensor/Light Sensor Conn.




Touchpad & Light Pipe Connector




DC-IN LED




3G LED




HDD LED




Logo LED




Screw Hole





PCB Federal Mark PAD




Add L63 and L64 for EMI on PVT





LED/B Connector




ISPD



[illegible][illegible]

For +VGA_CORE power enable


For GPU power enable



+1.5V to +1.5VSG

Vgs=18V, Id=14.5A, Rds=6mohm




Q43 VGA@
FDS6676AS_S08
C473 4.7U_0805_10V4Z
C478 1U_0402_6.3V6K
C475 4.7U_0805_10V4Z
R429 470_0805_5%
Q13A VGA@
Q13B VGA@
Q188B VGA@
R430 820K_0402_5%
R146 100K_0402_5%
C481 0.1U_0402_25V6
C479 220K_0402_5%
C477 220K_0402_5%
C476 220K_0402_5%
C474 220K_0402_5%
C472 220K_0402_5%
C470 220K_0402_5%
C469 220K_0402_5%
C468 220K_0402_5%
C467 220K_0402_5%
C466 220K_0402_5%
C465 220K_0402_5%
C464 220K_0402_5%
C463 220K_0402_5%
C462 220K_0402_5%
C461 220K_0402_5%
C460 220K_0402_5%
C459 220K_0402_5%
C458 220K_0402_5%
C457 220K_0402_5%
C456 220K_0402_5%
C455 220K_0402_5%
C454 220K_0402_5%
C453 220K_0402_5%
C452 220K_0402_5%
C451 220K_0402_5%
C450 220K_0402_5%
C449 220K_0402_5%
C448 220K_0402_5%
C447 220K_0402_5%
C446 220K_0402_5%
C445 220K_0402_5%
C444 220K_0402_5%
C443 220K_0402_5%
C442 220K_0402_5%
C441 220K_0402_5%
C440 220K_0402_5%
C439 220K_0402_5%
C438 220K_0402_5%
C437 220K_0402_5%
C436 220K_0402_5%
C435 220K_0402_5%
C434 220K_0402_5%
C433 220K_0402_5%
C432 220K_0402_5%
C431 220K_0402_5%
C430 220K_0402_5%
C429 220K_0402_5%
C428 220K_0402_5%
C427 220K_0402_5%
C426 220K_0402_5%
C425 220K_0402_5%
C424 220K_0402_5%
C423 220K_0402_5%
C422 220K_0402_5%
C421 220K_0402_5%
C420 220K_0402_5%
C419 220K_0402_5%
C418 220K_0402_5%
C417 220K_0402_5%
C416 220K_0402_5%
C415 220K_0402_5%
C414 220K_0402_5%
C413 220K_0402_5%
C412 220K_0402_5%
C411 220K_0402_5%
C410 220K_0402_5%
C409 220K_0402_5%
C408 220K_0402_5%
C407 220K_0402_5%
C406 220K_0402_5%
C405 220K_0402_5%
C404 220K_0402_5%
C403 220K_0402_5%
C402 220K_0402_5%
C401 220K_0402_5%
C400 220K_0402_5%
C399 220K_0402_5%
C398 220K_0402_5%
C397 220K_0402_5%
C396 220K_0402_5%
C395 220K_0402_5%
C394 220K_0402_5%
C393 220K_0402_5%
C392 220K_0402_5%
C391 220K_0402_5%
C390 220K_0402_5%
C389 220K_0402_5%
C388 220K_0402_5%
C387 220K_0402_5%
C386 220K_0402_5%
C385 220K_0402_5%
C384 220K_0402_5%
C383 220K_0402_5%
C382 220K_0402_5%
C381 220K_0402_5%
C380 220K_0402_5%
C379 220K_0402_5%
C378 220K_0402_5%
C377 220K_0402_5%
C376 220K_0402_5%
C375 220K_0402_5%
C374 220K_0402_5%
C373 220K_0402_5%
C372 220K_0402_5%
C371 220K_0402_5%
C370 220K_0402_5%
C369 220K_0402_5%
C368 220K_0402_5%
C367 220K_0402_5%
C366 220K_0402_5%
C365 220K_0402_5%
C364 220K_0402_5%
C363 220K_0402_5%
C362 220K_0402_5%
C361 220K_0402_5%
C360 220K_0402_5%
C359 220K_0402_5%
C358 220K_0402_5%
C357 220K_0402_5%
C356 220K_0402_5%
C355 220K_0402_5%
C354 220K_0402_5%
C353 220K_0402_5%
C352 220K_0402_5%
C351 220K_0402_5%
C350 220K_0402_5%
C349 220K_0402_5%
C348 220K_0402_5%
C347 220K_0402_5%
C346 220K_0402_5%
C345 220K_0402_5%
C344 220K_0402_5%
C343 220K_0402_5%
C342 220K_0402_5%
C341 220K_0402_5%
C340 220K_0402_5%
C339 220K_0402_5%
C338 220K_0402_5%
C337 220K_0402_5%
C336 220K_0402_5%
C335 220K_0402_5%
C334 220K_0402_5%
C333 220K_0402_5%
C332 220K_0402_5%
C331 220K_0402_5%
C330 220K_0402_5%
C329 220K_0402_5%
C328 220K_0402_5%
C327 220K_0402_5%
C326 220K_0402_5%
C325 220K_0402_5%
C324 220K_0402_5%
C323 220K_0402_5%
C322 220K_0402_5%
C321 220K_0402_5%
C320 220K_0402_5%
C319 220K_0402_5%
C318 220K_0402_5%
C317 220K_0402_5%
C316 220K_0402_5%
C315 220K_0402_5%
C314 220K_0402_5%
C313 220K_0402_5%
C312 220K_0402_5%
C311 220K_0402_5%
C310 220K_0402_5%
C309 220K_0402_5%
C308 220K_0402_5%
C307 220K_0402_5%
C306 220K_0402_5%
C305 220K_0402_5%
C304 220K_0402_5%
C303 220K_0402_5%
C302 220K_0402_5%
C301 220K_0402_5%
C300 220K_0402_5%
C299 220K_0402_5%
C298 220K_0402_5%
C297 220K_0402_5%
C296 220K_0402_5%
C295 220K_0402_5%
C294 220K_0402_5%
C293 220K_0402_5%
C292 22



+5VALW TO +5VS


Vgs=10V, Id=9A, Rds=18.5mohm



The schematic shows a power MOSFET circuit. The input +5VALW is connected to the gate of MOSFET Q30 through a 4.7uF 0805 10V4Z capacitor (C467). Q30's drain is connected to the gate of MOSFET Q11A through a 1uF 0402 6.3V6K capacitor (C461). Q11A's drain is connected to the +5VS output through a 4.7uF 0805 10V4Z capacitor (C462) and a 470 ohm 0805 5% resistor (R407). Q11A's source is connected to ground through a 0.01uF 0402 25V7V capacitor (C468) and a 47k 0402 5% resistor (R413). A diode D11B (2N7002DW-TR7_SOT363-6) is connected in parallel with the MOSFET. An inset shows an EMI filter with a 0.1uF 0402 16V4Z capacitor (C822) and a 0.1uF 0402 capacitor (C821) connected to the +5VS output line.



The four circuit diagrams show the connection of the GPU PWREN pin to various components. Each diagram includes a 5V power supply, a 100K resistor, and a 2N7002DW MOSFET.

- Top Left Diagram:** Shows the GPU PWREN pin connected to a 5V supply through a 100K resistor (R424). The MOSFET (Q188A) is connected to the GPU PWREN pin and the 5V supply. The MOSFET is labeled Q188A VGA@.
- Top Right Diagram:** Shows the GPU PWREN pin connected to a 5V supply through a 100K resistor (R422). The MOSFET (Q6A) is connected to the GPU PWREN pin and the 5V supply. The MOSFET is labeled Q6A Q6B in page40.
- Bottom Left Diagram:** Shows the GPU PWREN pin connected to a 5V supply through a 100K resistor (R478). The MOSFET (Q210B) is connected to the GPU PWREN pin and the 5V supply. The MOSFET is labeled Q210B. The circuit is also connected to a 1.5V supply and a 5V supply through a 100K resistor (R432). The MOSFET (Q210A) is connected to the GPU PWREN pin and the 5V supply. The MOSFET is labeled Q210A.
- Bottom Right Diagram:** Shows the GPU PWREN pin connected to a 5V supply through a 100K resistor (R479). The MOSFET (Q211B) is connected to the GPU PWREN pin and the 5V supply. The MOSFET is labeled Q211B. The circuit is also connected to a 1.2V supply and a 5V supply through a 100K resistor (R448). The MOSFET (Q211A) is connected to the GPU PWREN pin and the 5V supply. The MOSFET is labeled Q211A.





+3VLP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +3VL
(100mA, 40mils, Via NO.= 2)

+3VALWP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +3VALW
(5A, 200mils, Via NO.= 10)
OCP=7.7A

+VGA_COREP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +VGA_CORE
(28A, 1120mils, Via NO.= 56)
OCP=36A

VL $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +5VL

+5VALWP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +5VALW
(5A, 200mils, Via NO.= 10)
OCP=7.9A

+VSBP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +VSB
(120mA, 40mils, Via NO.= 1)

+1.1VALWP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +1.1VALW
(5.3A, 212mils, Via NO.= 11)
OCP=6.814A

+2.5VSP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +2.5VS

+1.0VSGP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +1.0VSG
(3A, 120mils, Via NO.= 6)


+1.8VSGP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +1.8VSG
(2.5A, 100mils, Via NO.= 5)

+0.75VSP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +0.75VS
(0.5A, 40mils, Via NO.= 1)

+1.2VSP $\rightarrow$ 2 $\rightarrow$ 1 $\rightarrow$ +1.2VS

(6.5A, 260mils, Via NO.= 13)
OCP=8.553A

RTC Battery





SP093MX0000


ACIN

	Precharge detector		
	Min.	typ.	Max
H-->L	14.42V	14.74V	15.23V
L-->H	15.39V	15.88V	16.39V


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date:	Thursday, May 05, 2011
				Sheet	42 of 52




Adaptor protection				
Adaptor	Throttling point	ADP_I	Recovery point	ADP_
120W	148.73W	2.34V	115.2W	1.81V
75W	86.64W	1.82V	72W	1.51V



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/11/11	Deciphered Date		2011/11/11		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SCHEMATIC MB A7291			
				Size	Document Number	Rev	
					4019CQ	B	
				Date:			
				Thursday, May 05, 2011			
				Sheet	45	of	52




Ipeak=5.3A
I_{max}=3.71A
R_{trip}=14K, OCP=6.814A
F=315KHz
Total Capacitor 330uF,
ESR 15mohm



Ipeak=2.5A
I_{LIM} = 4A
F=1MHz
Total Capacitor 44uF,

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Date:	Thursday, May 05, 2011
				Sheet	47 of 52



Ipeak=22.5A
Imax=15.75A
Ri=866, Rdroop=976, OCP=27.6A
F=300KHz
Total Capacitor 660uF,
ESR 8.5mohm

HW side:
C160 330u 17m
C201 330u 17m
@C163 330u 9m

If the layout of each phase to CPU is symmetric, the two res. can be removed.
They are used for phase current balance adjustment.

Ipeak=50A
Imax=35A
Ri=976, Rdroop=2.15K, OCP=60.66A
F=300KHz
Total Capacitor 1320uF,
ESR 2.25mohm

HW side:
C145 330u 9m
C146 330u 9m
C147 330u 9m
C148 330u 9m

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	SCHEMATIC MB A7291
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019CQ
				Rev	B
				Date	Thursday, May 08, 2011
				Sheet	50 of 52

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	2011/01/03	P47-PWR_+1.1VALWP/+1.8VSP	Add +1.8VSG components BOM structure to 120W@	Circuit modify
2.	2011/01/03	P49-PWR_VGA_COREP/+1.0VSP	Move PR720 and PR722 to PR708 and PR710 pin2 and change PR720 and PR722 resistor value to 10K ohm	Avoid voltage divide too small Tune the compensation value
3.	2011/01/03	P50-PWR_+CPU_CORE/+CPU_CORE_NB	PC501 to 1000pF, PC503 to 100pF, PC507 to 470pF PC508 to @, PC510 to @, PC512 to 33pF PC513 to 68pF, PC514 to 1000pF, PC517 to 470pF PC519 to @, PC520 to @, PC523 to 0.22uF	
4.	2011/02/14	P44-PWR-CHARGER	Change PQ203,PQ207,PQ208 to A04407AL	Use Halogen Free PN
5.	2011/02/14	P44-PWR-CHARGER	Change PD202 to SCS00005I00	Use low VF diode for G5209S31U
6.	2011/02/14	P50-PWR_CPU_CORE/+CPU_CORE_NB	Change PR529 to 11k,PR530 to 2.61k	Modify for CPU_CORE load line
7.	2011/02/14	P49-PWR_VGA_COREP/+1.0VSP	Change PR701 to 150k	Adjust VGA_CORE OCP to 38A
8.	2011/02/14	P49-PWR_VGA_COREP/+1.0VSP	Change PC702 to SF000004R00	For cost down
9.	2011/02/14	P48-PWR_+1.2VSP	Change PC122 to SF000002000	Use same PN
10.	2011/03/21	P44-PWR-CHARGER	Change PL202 to SH000009R00	Use molding type
11.	2011/03/21	P45-PWR_+3VALWP/+5VALWP	Change PL332,PL352 to SH00000KN00	Use molding type
12.	2011/03/21	P45-PWR_+3VALWP/+5VALWP	Change PR335,PR355 to 2.2 Ohm and Add PR336,PR356 4.7 Ohm, add PC336,PC356 680pF	Add boost and snubber for EMI request
13.	2011/03/21	P46-PWR_+1.5VP/+0.75VSP	Change PL152 to SH00000IP00	Use molding type
14.	2011/03/21	P46-PWR_+1.5VP/+0.75VSP	Change PR157 to 5.9k(UMA),14k(DIS)	Adjust OCP value
15.	2011/03/21	P46-PWR_+1.5VP/+0.75VSP	Remove PC574 0.1u	Prevent SUSP sequence delay
16.	2011/03/21	P47-PWR_+1.1VALWP/+1.8VSP	Change PL112 to SH00000IP00	Use molding type
17.	2011/03/21	P47-PWR_+1.1VALWP/+1.8VSP	Change PR119 to 14k	Adjust OCP value
18.	2011/03/21	P47-PWR_+1.1VALWP/+1.8VSP	Add PC186 0.1u,change PR181 to 150k	For 1.8VSG sequence
19.	2011/03/21	P48-PWR_+1.2VSP	Change PL122 to SH00000IP00	Use molding type
20.	2011/03/21	P48-PWR_+1.2VSP	Change PR128 to 18k	Adjust OCP value
21.	2011/03/21	P48-PWR_+1.2VSP	Change PR105 to 10k, PC105 to 1u	For 1.0VSG sequence
22.	2011/03/21	P50-PWR_+CPU_CORE/+CPU_CORE_NB	Change PR505,PR515,PR525 to 2.2 Ohm Add PR506,PR516,PR526 4.7 Ohm Add PC506,PC516,PC526 680pF	Add boost and snubber for EMI request Add PR506,PR516,PR526 4.7 Ohm
23.	2011/03/21	P50-PWR_+CPU_CORE/+CPU_CORE_NB	Change PC509,PC518 to 0.01u,add PR504,PR520 100k Add PC508,PC510,PC519,PC520 330pF change PC524 to 0.033u, change PH3,PH6 to 1% tol	For CPU and NB CORE load line
24.	2011/03/21	P43-PWR_BATTERY CONN / OTP	Change PR22 to 180 Ohm,PR28 to 1.18k for UMA Change PR22 to 4.02k Ohm,PR28 to 12.1k for DISA	For adapter protection
25.	2011/03/21	P44-PWR-CHARGER	Change PQ207 to A0 4435	Cost down
26.	2011/03/21	P44-PWR-CHARGER	Change PR222 to 75k	Use 65W adapter for UMA SKU
27.	2011/03/21	P49-PWR_VGA_COREP/+1.0VSP	Change PR701 to 165k	Adjust OCP value
28.	2011/03/21	P49-PWR_VGA_COREP/+1.0VSP	Change PR705 to 2.2 Ohm Add PR706 4.7 Ohm,PC706 680pF	Add boost and snubber for EMI request
29.	2011/03/21	P44-PWR-CHARGER	Change PR236 to 200k,PR237 to 47k	For wrong adapter issue
30.	2011/03/23	P46-PWR_+1.5VP/+0.75VSP	Change PR152 to 10.2k	HW request to adjust 1.5V to 1.515V
31.	2011/03/23	P44-PWR-CHARGER	Change PR222 to 53.6k,PR223 to 20k Remove PQ208	Use 90W adapter for DIS SKU

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title		
				SCHEMATIC MB A7291		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019CQ	Rev B
				Date: Thursday, May 05, 2011	Sheet 51	of 52

HW PIR (Product Improve Record)

PEQAE LA-7291P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

GERBER-OUT DATE: 2011/02/14

Item	Date	Page	Solution	Request
1.	1/20	P29	Change Q205 BOM structure to always stuff	For CRT function
2.	1/20	P24	Add R454 and R455	For CRT function
3.	1/20	P11	Change SODIMM1 SMBus address to A2(SA0=1, SA1=0)	For CRB common design
4.	1/21	P34	Change Giga LAN to RTL8111E-VL (SA00004LR00)	For cost down
5.	1/26	P36	Remove USB3.0 co-layout resistors with Renesas	For USB3.0 signal quality
6.	1/26	P29	Change Q205 power to +3VS	For CRT function
7.	1/31	P27	Change LVDS translator from RTD2132 to ANX3110	For customer request
8.	2/9	P7	Change TEST35 to pull-high	For HDMI issue
9.	2/9	P23	Change ACIN_FCH to low-active	For ACIN LED issue under DC mode
10.	2/10	P35	Change MDIO5 clock trace routing	For SDHC issue
11.	2/10	P7	Add DMA_ACTIVE# pull-up to +1.5V	For leakage issue
12.	2/10	P7	Add SVC/SVD pull-up to +1.5V	For leakage issue
13.	2/10	P26	Add isolation between +1.1VS_CKVD and +1.1VS	For leakage issue
14.	2/17	P23	Change R284, R290 and R291 to @	FCH has internal pull-up
15.	2/17	P35	Change RC18 to @	JMB389 has internal pull-up

REVISION CHANGE: 0.2 TO 0.3

GERBER-OUT DATE: 2011/03/18

Item	Date	Page	Solution	Request
1.	3/10	P23	Remove level-shifter for ODD_PLUGIN#	ODD has internal 1K pull-down
2.	3/10	P35	Add level-shifter for CR_CPPE#	For leakage issue
3.	3/10	P40	Add L63 and L64	For EMI request
4.	3/11	P23	Change HDMI_HPD to GEVENT10#	GEVENT9# internal pull-up can't be disabled
5.	3/15	P38	Add co-layout resistors for KB9012 and KB930	For cost down
6.	3/15	P24	Change LOGO_LED to GPIO176 and WL_BT_LED to GPIO177	For LED flash issue after power-on
7.	3/17	P22	Change JCOMS to JCMOS	For naming rule
8.	3/17	P23	Add T31,T35,T57 and R313	For debug
9.	3/17	P35	Change RC17 to 0 ohm	For SDXC performance low issue
10.	3/18	P23	Add USB_OC3# and R489	For left-USB2.0 wake-up issue
11.	3/18	P31	Add USB power switch U17	For left-USB2.0 wake-up issue
12.	3/21	P26	Remove Q56 and stuff R371	For M3 A13 version
13.	3/23	P10&P11	Add C157,C161,C183 and C187	For DDR VREF ripple issue

REVISION CHANGE: 0.3 TO 1.0

GERBER-OUT DATE: 2011/04/20

Item	Date	Page	Solution	Request
1.	4/13	P8	Change C160 and C201 to 390U/10mohm	For dynamic +CPU_CORE_NB fail
2.	4/14	P38	Add BACO_EN# to EC	For GPU thermal sensor initial
3.	4/14	P22	Change R257 to 10K	For PXS_PWREN leakage issue
4.	4/19	P22	Change C248 and C249 to 18P	For RTC issue

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/11	Deciphered Date	2011/11/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				4019CQ	
				Date:	Thursday, May 05, 2011
				Sheet	52 of 52