

Compal Confidential

Schematics Document

Intel Huron River

Sandy Bridge with Cougar Point core logic

2010-10-27

REV:1.0


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-6931P	1.0
				Date: Wednesday, October 27, 2010 Sheet 1 of 58		

Compal Confidential

Model Name : P5LM0
File Name : LA-6931P

www.bufanxiu.com

Fan Control
page 43



Security Classification		Compal Secret Data				Compal Electronics, Inc.										
Issued Date		2009/08/25		Deciphered Date		2010/08/25		Title								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Block Diagrams								
								Size B	Document Number LA-6931P						Rev 1.0	
								Date:		Wednesday, October 27, 2010		Sheet 2 of 58				

Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (DIS)	IGPU (SG)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS_VCCP	1.05V switched power rail for CPU (PCH)	ON	OFF	OFF		
+VGFX_CORE	Core voltage for IGPU	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3VALW_PCH	3.3V power rail for PCH	ON	ON	ON*		
+LAN_IO	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+VSB	USB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+VGA_CORE	5V power rail for GPU	ON	OFF	OFF	ON	OFF
+1.5VSDGPU	1.5V power rail for VRAM	ON	OFF	OFF	ON	OFF
+1.8VSDGPU	1.8V switched power rail for GPU	ON	OFF	OFF	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	Device	Address
--------	---------	--------	---------

Ibex SM Bus address

Device	Address
--------	---------

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
* 3	0.4
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
DIS Only	DIS@
Switchable Graphics	SG@
Granville	GRA@
Whistler	WHI@
For CIR	CIR@
USB2.0 bus	USB2@
DDR M1	M1@
DDR M3	M3@
For 45 level	45@

USB Port Table

USB 2.0	USB 1.1	Port	4 External USB Port
	UHCI0	0	USB/B
		1	USB Conn.
	UHCI1	2	
		3	
	UHCI2	4	Mini Card 1
		5	Mini Card 2
		6	
	UHCI3	7	
		8	USB Conn.
		9	eSATA USB
	UHCI5	10	CMOS Camera
		11	Finger Print
	UHCI6	12	USB3.0 @
		13	Blue Tooth

43 Level BOM Config

Granville DIS: GRA@ DIS@ CIR@ M1@
Whistler SG: WHI@ SG@ CIR@ M1@


45 Level BOM Config

45@

VRAM BOM Config


X76255BOL01: HYNIX 1G (old die)
X76255BOL02 HYNIX 1G (new die)
X76255BOL04 HYNIX 2G



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-6931P
				Date: Wednesday, October 27, 2010	Sheet 3 of 58



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIE Gen3 (8GT/s)

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/12/01	Deciphered Date	2010/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PROCESSOR(1/7) DML,FDL,PEG		
					Size	Document Number	Rev
					Custom	LA-6931P	1.0
					Date:	Wednesday, October 27, 2010	Sheet





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/12/01		Deciphered Date		2010/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PROCESSOR(3/7) DDRIII			
Size		Document Number		Date		Wednesday, October 27, 2010		Rev 1.0			
Customer		LA-6931P		Sheet		6		of 58			

D

C

B



A

D


C

B


A




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIE Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


Security Classification		Compal Secret Data				Title					
Issued Date		2009/12/01		Deciphered Date		2010/12/31		Compac Electronics, Inc. PROCESSOR(4/7) RSVD,CFG			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev	
								LA-6931P		1.0	
Date:						Wednesday, October 27, 2010		Sheet		7 of 58	




Sandy Bridge iPGA Rev1p0				Compal Secret Data		Compal Electronics, Inc.	
Security Classification	2009/12/01	Deciphered Date	2010/12/31	Title		PROCESSOR(5/7) PWR,BYPASS	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Size	Document Number	Rev	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-6931P		
				Date:	Wednesday, October 27, 2010	Sheet	8 of 58





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PROCESSOR(6/7) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-6931P	1.0
				Date:	Wednesday, October 27, 2010	Sheet 9 of 58















Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3-SODIMM SLOT1	
Size	Custom	Document Number	LA-693IP	Rev	1.0
Date:	Wednesday, October 27, 2010	Sheet	11	of	58












Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	PCH (2/8) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6931P
				Date: Wednesday, October 27, 2010	Sheet 14 of 58








Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/12/01				PCH (4/9) LVDS,CRT,DP,HDMI			
Deciphered Date				2010/12/31				Document Number			
2009/12/01				2010/12/31				LA-6931P			
2010/12/31				2010/12/31				Date: Wednesday, October 27, 2010			
2010/12/31				2010/12/31				Sheet 16 of 58			
2010/12/31				2010/12/31				Rev 1.0			
2010/12/31				2010/12/31				This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.			



Boot BIOS Strap bit1 BBS1			
GNT1#/ GPIO51	Bit11 Bit10		Boot BIOS Destination
	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC



PCH HM65 config not support USB port 6 & 7.



Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title PCH (5/9) PCI, USB, NVRAM			
Size	Document Number	Rev	
Custom	LA-6931P	1.0	
Date:	Wednesday, October 27, 2010	Sheet	17 of 58

GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up

★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable

R891 1 2 1K 0402 5% PCH_GPIO28

PCH_GPIO27 (Have internal Pull-High)
★ High: VCCVRM VR Enable
Low: VCCVRM VR Disable

R228 1 2 10K 0402 5% PCH_GPIO27

PCH_GPIO37

R230 1 2 1K 0402 5% PCH_GPIO37

R232 1 2 100K 0402 5%

+3VS

R235 1 2 10K 0402 5% PCH_GPIO1

R894 1 2 10K 0402 5% DGPU_HPD_INT#

R895 1 2 10K 0402 5% PCH_GPIO16

R238 1 2 10K 0402 5% DGPU_PWROK

R239 1 2 10K 0402 5% PCH_GPIO22

R240 1 2 10K 0402 5% PCH_GPIO38

R241 1 2 10K 0402 5% PCH_GPIO39

R896 1 2 200K 0402 5% ODD_DETECT#

R243 1 2 10K 0402 5% PCH_GPIO34

R244 1 2 10K 0402 5% PCH_GPIO48

R245 1 2 10K 0402 5% PCH_GPIO49

+3VALW_PCH

R246 1 2 10K 0402 5% PCH_GPIO12

R247 1 2 1K 0402 5% SMIB_D

R897 1 2 10K 0402 5% PCH_GPIO57

R907 1 2 10K 0402 5% ODD_EN

10/26

R931 1 2 10K 0402 5% ODD_DETECT#

R249 1 2 10K 0402 5% PCH_GPIO35



SMIB_D

R928 1 2 0 0402 5%

@D12


CH751H-40PT_SOD323-2

9/06



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (6/9) GPIO, CPU, MISC	
Size	Custom	Document Number	LA-6931P	Date	Wednesday, October 27, 2010
Sheet	18	of	58	Rev	1.0

POWER



PCH Power Rail Table

Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccLVDS	3.3	0.001
VccTX_LVDS	1.8	0.06

Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
PCH (7/9) PWR			
Size	Document Number	Rev	
Custom	LA-6931P	1.0	
Date:	Wednesday, October 27, 2010	Sheet	19 of 58

POWER

- VCCCLCK
- VCCDSW_3 3mA
- DCPSUSBYP
- VCC3_3[5]
- VCCAPLLDM2
- VCCIO[14]
- DCPSUS[3]
- VCCASW[1] 1010mA
- VCCASW[2]
- VCCASW[3]
- VCCASW[4]
- VCCASW[5]
- VCCASW[6]
- VCCASW[7]
- VCCASW[8]
- VCCASW[9]
- VCCASW[10]
- VCCASW[11]
- VCCASW[12]
- VCCASW[13]
- VCCASW[14]
- VCCASW[15]
- VCCASW[16]
- VCCASW[17]
- VCCASW[18]
- VCCASW[19]
- VCCASW[20]
- DCPRTC
- VCCVRM[4]
- VCCADPLLA 80mA
- VCCADPLLB 80mA
- VCCIO[7] 55mA
- VCCIO[8]
- VCCIO[9]
- VCCIO[11]
- VCCIO[10] 95mA
- DCPSST
- DCPSUS[1]
- DCPSUS[2]
- V_PROC_IO1mA CPU
- VCCRTC
- COUGARPOINT_FCBGA989-BF

USB

- VCCSUS3_3[7]
- VCCSUS3_3[8]
- VCCSUS3_3[9]
- VCCSUS3_3[10]
- VCCSUS3_3[6]
- VCCIO[34]
- DCPSUS[4]
- VCCSUS3_3[1]
- V5REF_SUS 1mA
- PCH_V5REF_SUS
- +VCCA_USBSUS
- +3V_VCCPSUS
- +PCH_V5REF_RUN
- +3V_VCCPSUS
- N20
- N22
- P20
- P22
- VCCSUS3_3[2]
- VCCSUS3_3[3]
- VCCSUS3_3[4]
- VCCSUS3_3[5]
- VCC3_3[1]
- VCC3_3[8]
- VCC3_3[4]
- AJ2
- AF13
- AH13
- AH14
- VCCIO[5]
- VCCIO[12]
- VCCIO[13]
- VCCIO[6]
- VCCAPLSATA
- VCCVRM[1]
- AF11
- +VCCAFLDI_VRM
- +1.05VS_VCC_SATA
- AC16
- VCCIO[2]
- VCCIO[3]
- AD17
- T21
- VCCME_22
- R291
- V21
- VCCME_23
- R292
- T19
- VCCME_21
- R294
- P32
- +VCCSUSHDA
- R295
- C207

Clock and Miscellaneous

- VCC3_3[2]
- VCCIO[5]
- AH13
- AH14
- VCCIO[6]
- VCCAPLSATA
- VCCVRM[1]
- AF11
- +VCCAFLDI_VRM
- +1.05VS_VCC_SATA
- AC16
- VCCIO[2]
- VCCIO[3]
- AD17
- T21
- VCCME_22
- R291
- V21
- VCCME_23
- R292
- T19
- VCCME_21
- R294
- P32
- +VCCSUSHDA
- R295
- C207

SATA

- VCC3_3[2]
- VCCIO[5]
- AH13
- AH14
- VCCIO[6]
- VCCAPLSATA
- VCCVRM[1]
- AF11
- +VCCAFLDI_VRM
- +1.05VS_VCC_SATA
- AC16
- VCCIO[2]
- VCCIO[3]
- AD17
- T21
- VCCME_22
- R291
- V21
- VCCME_23
- R292
- T19
- VCCME_21
- R294
- P32
- +VCCSUSHDA
- R295
- C207

MISC

- VCC3_3[2]
- VCCIO[5]
- AH13
- AH14
- VCCIO[6]
- VCCAPLSATA
- VCCVRM[1]
- AF11
- +VCCAFLDI_VRM
- +1.05VS_VCC_SATA
- AC16
- VCCIO[2]
- VCCIO[3]
- AD17
- T21
- VCCME_22
- R291
- V21
- VCCME_23
- R292
- T19
- VCCME_21
- R294
- P32
- +VCCSUSHDA
- R295
- C207

CPU

- V_PROC_IO1mA CPU
- VCCRTC
- COUGARPOINT_FCBGA989-BF

RTC

- VCCRTC
- COUGARPOINT_FCBGA989-BF

Security Classification


Security Classification	Compal Secret Data		Date
Issued Date	2009/12/01	Deciphered Date	2010/12/31

This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.
PCH (8/9) PWR

Size	Document Number	Rev
Custom	LA-6931P	1.0

Date: Wednesday, October 27, 2010 Sheet 20 of 58


[illegible]





Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS THE PROPERTY OF THE CUSTOMER AND SHALL BE KEPT IN THE CUSTOMER'S POSSESSION AND CONTROL. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED IN THE ORDER. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS	
Size	Custom	Document Number	LA-6931P	Rev	1.0
Date:	Wednesday, October 27, 2010	Sheet	21	of	58


Strap Name		Pin Straps description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
CONFIG[1] GPIO12 CONFIG[2] GPIO11	GPIO13 GPIO12 GPIO11	memory apertures CONFIG[3:0] 128 MB 000 256 MB 001 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
SMS_EN_HARD	H2SYNC	Can be unconnected if not used.	0
VIP_DEVICE _STRAP_DIS	V2SYNC	Can be unconnected if not used.	0

VRAM	Location	VRAM_ID2	VRAM_ID1	VRAM_ID0
Hynix(8pcs) 1GB (old) H5TQ1G63BFR-12C		0	0	1
Hynix(8pcs) 1GB (900MHz) H5TQ1G63DFR-11C		0	1	0
Samsung(8pcs) 1GB (900MHz) K4W1G1646G-BC11 LF		0	1	1
Hynix(8pcs) 2GB (800MHz) H5TQ2G63BFR-12C		1	0	0
Samsung(8pcs) 2GB (800MHz) K4W2G1646C-HC12		1	0	1











Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	Mannhattan Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	LA-6931P	1.0
				Date:	Wednesday, October 27, 2010	Sheet 26 of 58



The diagram shows three signals over time:

- +VDDC REG**: A signal that transitions from low to high. It is labeled with **EN** (enable) and **+VDDC REG**.
- +MVDDQ REG**: A signal that transitions from low to high. It is labeled with **EN** (enable) and **+MVDDQ REG**.
- +3VS_Delay**: A signal that transitions from low to high. It is labeled with **+3VS_Delay**, **+1.1VS**, and **+1.8V**.


The **system power good** signal is shown as a horizontal line at the bottom, indicating a constant high state.


```



power on sequence:
(1) +3VS_Delay -----> +VDDC -----> +1.8VS
    (> 0ms)                ( reach 90% )


(2) +3VS_Delay -----> +1.8VS -----> +VDDC
    (> 0ms)                ( reach 90% )

```












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2009/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-6931P	Rev 1.0
				Date: Wednesday, October 27, 2010	Sheet 31 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	HDMI Level Shife & Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				LA-6931P	
Date:	Wednesday, October 27, 2010	Sheet	32	of	58







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/3/09	Deciphered Date	2010/12/10	Title	LAN Realtek RTL8111E	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-6931P	1.0
				Date:	Wednesday, October 27, 2010	Sheet 34 of 58

Lid Switch




www.bufanxiu.com




Touch Pad







CIR



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/25				Deciphered Date			
								2010/08/25			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Title			
								LID/RTC/CIR			
								Size			
								Document Number			
								LA-6931P			
								Rev			
								1.0			
								Date			
								Wednesday, October 27, 2010			
								Sheet 35 of 58			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6931P
				Date:	Wednesday, October 27, 2010
				Sheet	36 of 58
				Rev	1.0




	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y2400,2440,C2474,C2475
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R2476,R2483

Security Classification		Compal Secret Data					
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0 PD720200			
				Size	Document Number		Rev
				Custor		1.0	
				Date: Wednesday, October 27, 2010			Sheet 37 of 58




These caps close to U2 : Pin 12,37,48




Layout Note:
Place them close to U2

Memory Card Power



Layout Note:
Place them as close as possible to JREAD1
Place C1309 close to U2.36



Layout Note:
Add GND shield for Xtal


Impedance: 50 ohm (Microstrip)

Shield GND


-----XRD_BD_MSCUK-----Shield GND

R1307 30_0402_5% Shield GND


GND pad under IC Chip.
5 GND vias required at GND pad.
Pin 21 connect to GND pad on IC-mounted layer.



Layout Note:
Place them close to U2




Layout Note:
Add GND shield for 1394.



Layout Note:
Place them as close as possible to JP1394
Reserve them for test
if any EMI issue.

Layout Note:
Differential pair impedance=110+-6 Ohm
TPAP/N0 and TPBP/N0 mismatch <5mil

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	-	D5
03	D7	D1	D4
04	D6	D5	D3
05	CLK	-	D2
06	-	D0	D1
07	D5	D4	D0
08	CMD	-	WP#
09	D4	D2	WE#
10	D3	D6	ALE
11	D2	-	CLE
12	-	D3	CE#
13	-	D7	RE#
14	-	CLK	R/B#





When these pins are both set to Low, the xD
Picture Card is detected.



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> RSU232	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, October 27, 2010
				Sheet	38 of 58

WLAN








www.bufanxiu.com



MINI


























Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-6931P	
				Date	Rev
				Wednesday, October 27, 2010	1.0
				Sheet	39 of 58










Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title EC ENE-KB930			
Size Custom	Document Number LA-6931P		Rev 1.0
Date:	Wednesday, October 27, 2010	Sheet	40 of 58




INT_KBD Conn.


KS[0..7] KS[0..7] <40>
KSO[0..17] KSO[0..17] <40>




ON/OFF switch





Power Conn





LED




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-6931P	Rev 1.0
				Date: Wednesday, October 27, 2010	Sheet 41 of 58




HD Audio Codec




capacitor close to CODEC as possible




Place close to Codec



Sense Pin	Impedance	Codec Signals
SENSE A	20K	PORT-A (PIN 39, 41)
		PORT-B (PIN 21, 22)
		PORT-C (PIN 23, 24)
SENSE B	39.2K	PORT-E (PIN 32, 34)
	20K	PORT-F (PIN 33, 35)
		PORT-H (PIN 37)



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	HD Audio Codec ALC669X	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-6931P
				Date: Wednesday, October 27, 2010	Sheet 42 of 58



17 ESD Suggest

12/11 Change Bom structure of D27 to mount(EMI suggest)

The diagram shows the RT9715BGS_S08 voltage regulator. It has two input pins: GND (pin 1) and VIN (pin 2). The output pin is VOUT (pin 3). The enable pin is EN (pin 4). The regulator is powered by +5VALW and +USB_VCCB. The input is connected to C2519 (4.7uF, 0603, 3V6K) and the output is connected to USB_OC#1 through a 10k resistor (R2469) and a 0.1uF capacitor (C2520). The regulator's EN pin is connected to SYSON#.

MIC JACK

MIC1_VREF

R1139
1K_0603_5%

R1140
1K_0603_5%

R1137
4.7K_0402_5%

R1138
4.7K_0402_5%

FBMA-L11-160808-700LMT_2P

L1111

L1112

C1139
220P_0402_50V7K

C1140
220P_0402_50V7K

MIC1_CEN_R

MIC1_LFE_L

MIC1_R_R

MIC1_L_R

S/PDIF Out JACK

LINE Out/Headphone Out

HP RIGHT-FRONT RIGHT
HP LEFT-FRONT LEFT
HP RIGHT R
HP LEFT R
LINE RIGHT-SURR
LINE LEFT-SURR

R1128 56.2_0603_1%
R1129 56.2_0603_1%
R1130 75_0402_1%
R1131 75_0402_1%
R1132 1K_0603_5%
R1133 1K_0603_5%


L1106 FBMA-L11-160808-700LMT_2P
L1107 FBMA-L11-160808-700LMT_2P
L1109 FBMA-L11-160808-700LMT_2P
L1110 FBMA-L11-160808-700LMT_2P

C1130 330P_0402_50V7K
C1131 330P_0402_50V7K
C1133 220P_0402_50V7K
C1134 220P_0402_50V7K


For ESD
I/O status:
a. input/output mount 75 ohm
b. input only mount 1K ohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2009/08/25	Deciphered Date		2010/08/25				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title	Amplifier & Audio Jack&USB		
						Size	Document Number		Rev 1.0
						Custm	LA-6931P		
Date:		Wednesday, October 27, 2010		Sheet	43	of	58		


FAN1 Conn




Finger Print board



BT



Screw










NON-PDH



2/25 Change footprint of H22





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-6931P	1.0
				Date:	Wednesday, October 27, 2010	Sheet 44 of 58






+1.5VS to +1.5VSDGPU Transfer



+1.8VS to +1.8VSDGPU Transfer



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA-6931P	Rev 1.0
				Date: Wednesday, October 27, 2010	Sheet 46 of 58




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Document Number	
				LA-6931P	
				Date: Wednesday, October 27, 2010	Sheet 47 of 10

Iada=0~4.74A (90W/19V=4.736A)

ADP_I = 19.9*Iadapter*Rsense

CP = 85%*Iada ; CP = 4.07A

www.buifanxiu.com




CP mode
 $I_{input} = (1/0.02) (0.05 \cdot V_{aclm} / 2.39 + 0.05)$
 where $V_{aclm} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V


CC=0.6~4.48A
 $I_{REF} = 0.7224 \cdot I_{charge}$
 $I_{REF} = 0.43V \sim 3.24V$

Ki
 $V_{chlim} = I_{ref} \cdot (PR374 / (PR372 + PR374))$
 $= I_{ref} \cdot (100K / (80.6K + 100K))$
 $= I_{ref} \cdot 0.5537$
 $I_{charge} = (165mV / PR369) \cdot (V_{chlim} / 3.3V)$
 $= (165mV / 20m) \cdot (1/3.3V) \cdot I_{ref} \cdot 0.5537$
 $= 1.3842 \cdot I_{ref}$
 $I_{ref} = 0.7224 \cdot I_{charge} \Rightarrow Ki = 0.7224$


Kv
 $R_{internal} = ic = 514K$ $R_{ec} = 3K$ $R1 = PR379 = 15.4K$ $R2 = PR381 = 31.6K$
 $R = 514K / (31.6K // (15.4K + 3K)) = 11.372K$
 $r = 514K // 514K / (31.6K + 28.14K)$
 $V_{cell} = 0.175 \cdot V_{adj} + 3.99V$
 $4.2V = 0.175 \cdot V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} \cdot (R / (R + 514K)) + CALIBRATE \cdot (r / (r + 514K))$
 $1.1483 = CALIBRATE \cdot 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A \cdot 0.175)) \cdot Kv = (4.2 - (4.2 + A \cdot 0.175)) \cdot Kv$
 $A = V_{ref} \cdot (R / (R + 514K)) = 0.052$
 $Kv = 9.451$





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-6931P
				Date	Wednesday, October 27, 2010
				Sheet	48 of 10
				Rev	0.1




PJP2
SUYIN_200275GR008G13G2R



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>			
Issued Date		2010/01/25	Deciphered Date	2010/12/31		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<i>PWR-BATTERY CONN/OTP</i>			
				Size Custom	Document Number		Rev 0.1
				<i>LA-6931P</i>			
				Date:	Wednesday, October 27, 2010	Sheet 50 of 10	





VID[0]	VID[1]	VCCSA Vout	Require on 2011/2012	Required
0	0	0.9 V	Yes/Yes	Yes/Yes
0	1	0.8 V	Yes/Yes	Yes/Yes
1	0	0.725V	No/Yes	No/Yes
1	1	0.675V	No/Yes	No/Yes


Note: Use VCCSA_SEL to switch High & Low Level for VID[1]
(i.e. VCCSA_SEL) due to the VID[0] is don't care for this setting.



+VCCSAP
 $I_{peak}=6A$, $I_{max}=4.2A$, $1.2I_{peak}=7.2A$
 $DCR=9\text{ m}(\text{typ})\sim 10\text{ m}(\text{max})$
 $R_{limit}=12K$, $R_{dson}=15\sim 18\text{mohm}$
 $I_{limit}=10uA$
 $I_{ocp}=R_{limit}/R_{dson}\cdot 10^{\wedge}(-5)=7.61\sim 9.13A$

VFB=0.75V
 $V_o=VFB\cdot(1+PR156/PR150)=1.1V$
 $Ton=19E-12\cdot Ron\cdot(((2/3)\cdot Vo+150mV)/Vin)+50ns=2.4E-7$
 $Freq=213KHz$
 $Cesr=15m\text{ ohm}$
 $I_{peak}=7.2A$, $I_{max}=6.0A$
 $\Delta I=19.5-1.0\cdot(1.0/19.5))/(L\cdot Freq)=1.48A$
 $V_{trip}=R_{trip}\cdot 10uA=0.0787V$
 $I_{ocp}=7.28\sim 7.41A$


the resister change
from @ to pop component
Add two jumpers on the HW's output cap of the
+VCCSA's PIN(+) and PIN(-) to sense the
feedback voltage for VCCSA_SENSE & VSSSA_SENSE.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-693IP
				Rev
				0.1
				Date: Wednesday, October 27, 2010
				Sheet 52 of 10






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title VDDCIP/1.0VSDGPU			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	LA-6931P	0.1	
				Date:	Wednesday, October 27, 2010	Sheet	54 of 11



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/12/18	Deciphered Date	2010/08/01	Title	+VGA COREP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-6931P
				Date	Wednesday, October 27, 2010
				Sheet	55 of 11
				Rev	0.2

Alert# PU resistor need close CPU,
so the PU resistor in HW schematic.
but DAT and CLK need close PWM-IC,
so the PU resistor in POWER schematic.



Security Classification	Compal Secret Data		Title
Issued Date	2010/01/25	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PWR +CPU_CORE+VGFX_CORE Document Number LA-6931P Date: Wednesday, October 27, 2010 Sheet 56 of 10

COMPAL CONFIDENTIAL


www.bufanxiu.com

MODEL NAME: P5LM0 Power Sequence Block Diagram

PCB NAME: LA-6931P

REVISION: 0.1

DATE: 2010/08/16



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	Power Sequence Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-6931P Rev 1.0
				Date: Wednesday, October 27, 2010	Sheet 57 of 58

or HW Circuit

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	Title <Title>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					LA-6931P	1.0	
				Date:	Wednesday, October 27, 2010	Sheet	58 of 58