

COMPAL CONFIDENTIAL

MODEL NAME : *PLM00*

PCB NO : *LA-7161P (DAZ0I800100)*

BOM P/N : *4319AS31L01*

4319AS31L02

4319AS31L03

4319AS31L04

4319AS31L05

4319AS31L06

4319AS31L07

4319AS31L08

Andros MLK

AMD APU (Ontario/Zacate) -FT1 + FCH Hudson-M1

2011-01-05

REV : 1.0(A00)

@ : Nopop Component

WWAN@: WWAN function

CONN@: Connector only

Z@ : Zacate

O@ : Ontario




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
Cover Sheet		
Size	Document Number	Rev
	LA-7161P	1.0
Date: Wednesday, January 05, 2011		
Sheet 1 of 43		

POWER SEQUENCE



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	
6	
7	


<http://hobi-elektronika.net>

Title		
Power Rails		
Size	Document Number	Rev
	LA-7161P	
Date:	Wednesday, January 05, 2011	Sheet 4 of 43

Ontario
Zacate

Hudson

KB 926



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
SMBus Topology			
Size			
Document Number			
LA-7161P			
Date			
Wednesday, January 05, 2011			
Sheet			
5 of 43			
Rev			
1.0			

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	
6	
7	

SMBUS Control Table

	SOURCE	MIINI1	BATT	MINI2	EXPRESS CARD	SODIMM
EC_SMB_CK1 EC_SMB_DA1	KB926	X	V	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB926	X	X	X	X	X
PCH_SMBCLK PCH_SMBDATA	PCH	V	X	V	V	X
MEM_SMBCLK MEM_SMBDATA	PCH	X	X	X	X	V

CLKOUT	DESTINATION
PCI0	None
PCI1	PCICLK1
PCI2	PCICLK2
PCI3	PCICLK3
PCI4	PCICLK4

USB

USB PORT#	DESTINATION
0	USB Port 0 (Sub-board)
1	USB Port 1 (Sub-board)
2	USB Port 2
3	None
4	MiniCard- WLAN
5	MiniCard- WWAN
6	None
7	None
8	Card Reader
9	Camera
10	None
11	None
12	None
13	None

CLK	DIFFERENTIAL	DESTINATION
	CLKOUT_PCIE0	10/100 LAN
	CLKOUT_PCIE1	MINI CARD- WLAN
	CLKOUT_PCIE2	MINI CARD- WWAN
	CLKOUT_PCIE3	None
	CLKOUT_PCIE4	None
	CLKOUT_PCIE5	None
	CLKOUT_PCIE6	None
	CLKOUT_PCIE7	None
	CLKOUT_PCIE8	None

Symbol Note :



: means Digital Ground



: means Analog Ground













APU


SATA	DESTINATION
SATA0	HDD1
SATA1	None
SATA2	None
SATA3	None
SATA4	None
SATA5	None





PCI EXPRESS	DESTINATION
Port0	None
Port1	WWAN
Port2	10/100
Port3	WLAN

FCH

PCI EXPRESS	DESTINATION
Port0	None
Port1	None
Port2	None
Port3	None










REVERSE TYPE

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	DDR3-SODIMM A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7161P
				Date	Wednesday, January 05, 2011
				Sheet	10 of 43

<8,10> DDR_DQS#[0..7] << >>
 <8,10> DDR_D[0..63] << >>
 <8,10> DDR_DM[0..7] << >>
 <8,10> DDR_DQS[0..7] << >>
 <8,10> DDR_MA[0..15] << >>



CRB 0.1u X1 4,7uX1



REVERSE TYPE

DC020811210

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/31	Deciphered Date		DDRIII-SODIMM B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR THE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-7161P	Rev 1.0
				Date: Wednesday, January 05, 2011	Sheet 11 of 43

HDD

0.01U 0402_16V7K
 <27> SATA_STX_DRX_P0< SATA_STX_DRX_P0 2 | 1 CF5 SATA_STX_DRX_P0 C
 <27> SATA_STX_DRX_N0< SATA_STX_DRX_N0 2 | 1 CF6 SATA_STX_DRX_N0 C
 0.01U 0402_16V7K
 <27> SATA_SRX_DTX_N0< SATA_SRX_DTX_N0
 <27> SATA_SRX_DTX_P0< SATA_SRX_DTX_P0

UF1B
 AH9 SATA_TX0P
 AJ9 SATA_TX0N
 AJ8 SATA_RX0N
 AH8 SATA_RX0P
 AH10 SATA_TX1P
 AJ10 SATA_TX1N
 AG10 SATA_RX1N
 AF10 SATA_RX1P
 AG12 SATA_TX2P
 AF12 SATA_TX2N
 AJ12 SATA_RX2N
 AH12 SATA_RX2P
 AH14 SATA_TX3P
 AJ14 SATA_TX3N
 AG14 SATA_RX3N
 AF14 SATA_RX3P
 AG17 SATA_TX4P
 AF17 SATA_TX4N
 AJ17 SATA_RX4N
 AH17 SATA_RX4P
 AJ18 SATA_TX5P
 AH18 SATA_TX5N
 AH19 SATA_RX5N
 AJ19 SATA_RX5P

SERIAL ATA

GPIO

HW MONITOR

SPI ROM

FCH_SPI_DI J5
 FCH_SPI_DO E2
 FCH_SPI_CLK K4
 FCH_SPI_CS1# K9
 FCH_SPI_CS1# G2

218-0792006 A13-HUDSON-M1_FCBGA605 A311

FC_CLK AH28
 FC_FBCLKOUT AG28
 FC_FBCLKIN AF28
 FC_OE_L/GPIOD145 AF28
 FC_AVD_L/GPIOD146 AG28
 FC_WE_L/GPIOD148 AG28
 FC_CE1_L/GPIOD149 AF27
 FC_CE2_L/GPIOD150 AE29
 FC_INT1/GPIOD144 AF29
 FC_INT2/GPIOD147 AH27
 FC_AD00/GPIOD128 AJ27
 FC_AD01/GPIOD129 AJ26
 FC_AD02/GPIOD130 AH25
 FC_AD03/GPIOD131 AH24
 FC_AD04/GPIOD132 AG24
 FC_AD05/GPIOD133 AH23
 FC_AD06/GPIOD134 AG22
 FC_AD07/GPIOD135 AG21
 FC_AD08/GPIOD136 AF21
 FC_AD09/GPIOD137 AH22
 FC_AD010/GPIOD138 AJ23
 FC_AD011/GPIOD139 AF23
 FC_AD012/GPIOD140 AJ24
 FC_AD013/GPIOD141 AJ25
 FC_AD014/GPIOD142 AG25
 FC_AD015/GPIOD143 AH26

FANOUT0/GPIO52 W5
 FANOUT1/GPIO53 W6
 FANOUT2/GPIO54 W9
 FANIN0/GPIO56 W7
 FANIN1/GPIO57 V9
 FANIN2/GPIO58 W8
 TEMPIN0/GPIO171 B6
 TEMPIN1/GPIO172 A6
 TEMPIN2/GPIO173 A5
 TEMPIN3/TALERT_L/GPIO174 B5
 TEMP_COMM C7
 VIN0/GPIO175 A3
 VIN1/GPIO176 B4
 VIN2/GPIO177 A4
 VIN3/GPIO178 C5
 VIN4/GPIO179 A7
 VIN5/GPIO180 B7
 VIN6/GBE_STAT3/GPIO181 B8
 VIN7/GBE_LED3/GPIO182 A8

RF7 1 2 10K 0402 5%
 RF9 1 2 10K 0402 5%
 RF10 1 2 10K 0402 5%
 RF12 1 2 10K 0402 5%
 RF14 1 2 10K 0402 5%
 RF16 1 2 10K 0402 5%
 RF17 1 2 10K 0402 5%
 RF18 1 2 10K 0402 5%
 RF20 1 2 10K 0402 5%
 RF21 1 2 10K 0402 5%

NC1
NC2G27
Y2

+1.1VS
 1 RF5 2 1K 0402 1%
 1 RF6 2 931 0402 1%
 +3VS
 10K 0402 5% 2 1 RF8
 <26> SATA_ACT#_R< SATA_ACT#_R
 AD11 SATA_ACT_L/GPIO67

SATA_X1 AD16
 SATA_X2 AC16
 RF15 1M_0402_5%
 25MHZ_20PF_7A25000012
 YF2
 @CF7 22P_0402_50V8J
 @CF8 22P_0402_50V8J

FCH_SPI_DI J5
 FCH_SPI_DO E2
 FCH_SPI_CLK K4
 FCH_SPI_CS1# K9
 FCH_SPI_CS1# G2





218-0792006 A13-HUDSON-M1_FCBGA605 A311

UF24
 FCH_SPI_CS1# 1
 FCH_SPI_DI 2
 CS# 3
 SO 4
 WP# 5
 GND 6
 VCC 8
 HOLD# 7
 SCLK 6
 SI 5
 MX25L1606EM2I-12G_SO8
 SA000041N00
 +3VS
 RF22 10K 0402 5%
 CF9
 0.1U_0402_16V7K

For RF


FCH_SPI_CLK 2
 RF27 0.0402_5%
 FCH_SPI_CLK_R
 CF80 33P_0402_50V8J






<http://hobi-elektronik.net>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title	
				FCH PWR	
				Size	Rev
				Custom	1.0
				LA-7161P	
				Date: Wednesday, January 05, 2011	
				Sheet 15 of 43	




Net Name	Description
PCI_AD27	0 : Bypass internal PLL clock 1 : Use internal PLL-generated PLL CLK *
PCI_AD26	0 : ILA auto run enable 1 : ILA auto run disable *
PCI_AD25	0 : Bypass internal FC Clk 1 : Use internal PLL FC Clk * NEED CHECK
PCI_AD24	0 : Getting the value from I2C EPROM 1 : Disable I2C ROM * NEED CHECK
PCI_AD23	0 : Reserved 1 : Required setting (use ROMTYPE straps to determine the ROM type) *





Net Name	Description															
CLK_PCI_EC_R	0 : Integrated Microcontroller (IMC) Disabled * 1 : Integrated Microcontroller (IMC) Enabled															
EC_PWM3	<table><tr><th>EC_PWM3</th><th>EC_PWM2</th><th>ROM TYPE</th></tr><tr><td>x</td><td>0</td><td>SPI ROM</td></tr><tr><td>x</td><td>x</td><td>Reserved</td></tr><tr><td>0</td><td>0</td><td>Reserved</td></tr><tr><td>0</td><td>x</td><td>LPC ROM</td></tr></table> *	EC_PWM3	EC_PWM2	ROM TYPE	x	0	SPI ROM	x	x	Reserved	0	0	Reserved	0	x	LPC ROM
EC_PWM3	EC_PWM2	ROM TYPE														
x	0	SPI ROM														
x	x	Reserved														
0	0	Reserved														
0	x	LPC ROM														
EC_PWM2																
CLK_DEBUG_PORT	0 : External clock mode. 1 : Integrated clock mode. *															
PCICLK1	0 : Force PCIe interface at Gen I mode. 1 : PCIe interface is at Gen II mode. *															
PCICLK2	0 : Disable the boot fail timer function.* 1 : Enable the boot fail timer function.															
PCICLK3	0 : Disable Debug Straps. * 1 : Select external Debug Straps.															
PCICLK4	0 : Required setting for integrated clock mode. * 1 : Reserved.															
HDA_SDOUT_R	0 : Required setting for integrated clock mode. * 1 : Reserved (Hudson-1 does not support the lower power mode).															

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-7161P	1.0
				Date	Wednesday, January 05, 2011	Sheet 16 of 43



BOARD ID Table				
ID	BOARD ID	Ra	Rb	Vab
0	0.1(X00)	NC	0	0V
1	0.2(X01)	100K	8.2K	0.25V
2	0.3(X02)	100K	18K	0.50V
3	1.0(A00)	100K	NC	3.3V *

KEYBOARD CONN.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


ENE-KB926/KB Conn

LA-7161P

Date: Wednesday, January 05, 2011 Sheet 17 of 43


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

FOR EC 128KB SPI ROM (150mil PACKAGE) SA00002C100




http://hobi-elektronika.net



<7> HDMI_TXD2P >> HDMI_TXD2P
 <7> HDMI_TXD2N >> HDMI_TXD2N
 <7> HDMI_TXD1P >> HDMI_TXD1P
 <7> HDMI_TXD1N >> HDMI_TXD1N
 <7> HDMI_TXD0P >> HDMI_TXD0P
 <7> HDMI_TXD0N >> HDMI_TXD0N
 <7> HDMI_CLKP >> HDMI_CLKP
 <7> HDMI_CLKN >> HDMI_CLKN



PLACE PULL DOWN RESISTORS CLOSE TO
 DIFFERENTIAL PAIRS CONNECTED TO SOLID
 GROUND FLOOD WHICH IS CONTROLLED
 BY THE FET
 AVOID STUBS TO ALL DIFFERENTIAL TRACES



footprint short




DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		HDMI Conn.	
Size	Document Number	LA-7161P	
Date:	Wednesday, January 05, 2011	Sheet	18 of 43

CRT



Change to BLM15BB470SS1D (47 OHM BEAD)

Place close to JCRT1 for AMD





SE00000AY80
change to 6P_0402
Need apply CIS symbol


AMD check list Ver 1.03
use 2k pull up to +5V.



Place close to JCRT1 for AMD



Place close to JCRT1 for AMD



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




VGA Conn.

LA-7161P

Date: Wednesday, January 05, 2011 Sheet 19 of 43

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

LCD POWER CIRCUIT



SA00000L310 AND GATE

EMI:Add 220 ohm Bead at LCD_PWM (BLM18BB221SN)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


LVDS/Cam Conn

LA-7161P


Date: Wednesday, January 05, 2011 Sheet 20 of 43




Discharg Circuit



Closed to JLVDS1



Place close to JLVDS1 for AMD



Remove
CE_ENABLE Pin.34
DBC_ENABLE Pin.37

DELL CONFIDENTIAL/PROPRIETARY









Compal Electronics, Inc.

LVDS/Cam Conn







LA-7161P

Date: Wednesday, January 05, 2011 Sheet 20 of 43





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title	LAN-8152
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	LA-7161P
				Date	Wednesday, January 05, 2011
				Sheet	21 of 43



DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.

Card Reader RTS5138


LA-7161P

Title		Rev
Size	Document Number	1.0
Date	Wednesday, January 05, 2011	Sheet 22 of 43

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



USB CONN



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

USB/POWER Share


LA-7161P

Size Document Number Rev 1.0


Date: Wednesday, January 05, 2011 Sheet 23 of 43

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


WWAN PCIE MiniCard




SIM Card



WLAN/WIMAX PCIE Mini Card



PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+/-9%	1000	750	
+3.3Vaux	+/-9%	330	250	250 (Wake enable) 5 (Not wake enable)
+1.5V	+/-5%	500	375	NA



For Compal LPC debug card

LPC_LFRAME# <<LPC_LFRAME# <13>17>

LPC_LAD3 <<LPC_LAD3 <13>17>

LPC_LAD2 <<LPC_LAD2 <13>17>

LPC_LAD1 <<LPC_LAD1 <13>17>

LPC_LAD0 <<LPC_LAD0 <13>17>

WLAN_RADIO_OFF# <<WLAN_RADIO_OFF# <17>

WLAN_SMB_CLK_R 0.0402 5% RM7 2 0.0402 5%

WLAN_SMB_DAT_R 0.0402 5% RM8 2 0.0402 5%

USB20_N4_R USB20_P4_R

Place close to JWLAN1 for AMD

RF:Andros MLK will use DW1702 combo card

<http://hobi-elektronika.net>


DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title		WLAN/WWAN/BT	
Size	Document Number	LA-7161P	
Date:	Wednesday, January 05, 2011	Sheet	25 of 43


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





BATT CHARGE



Power LED



HD LED






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





Title			
WTB Conn/LED			
Size	Document Number	Rev	
	LA-7161P	1.0	
Date:		Sheet	of
Wednesday, January 05, 2011		26	43

HDD Connector



FAN Control circuit




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		FAN/HDD
Size	Document Number	LA-7161P
Date:	Wednesday, January 05, 2011	Sheet 27 of 43

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


+5VALW to +5VS Transfer




+1.5V to +1.5VS Transfer




+3VALW to +3V_LAN Transfer





+3VALW to +3VS Transfer




+1.1VALW to +1.1VS Transfer



+1.05V to +1.05VS Transfer



Discharg Circuit



[illegible]

Touch/B Connector

Diagram illustrating the Touch/B Connector circuit. The circuit includes a 1U_0402_6.3V capacitor connected to a +5V supply and ground. Two TP_CLK and TP_DATA lines are shown, with a maximum impedance of <17Ω. These lines are connected to a 100pF capacitor (CE16) and a 100pF capacitor (CE17), which are connected to ground. The connector is connected to a J1P1 header, which is connected to the SP01000R400 connector. The SP01000R400 connector has pins 1 through 6, with pins 1 and 2 connected to VCC and NC, pins 3 and 4 connected to Num and Lock, and pins 5 and 6 connected to GND and GND.

1. VDD
2. PS2CLK
3. PS2DATA
4. GND

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
01	07	LVDS	09/28	EE	LCD Panel display abnormal	Swap LVDS Port	0.2
02	20	LVDS	09/28	EMI	LCD_PWM	Add 220 ohm Bead at LCD_PWM (BLM18BB221SN)	0.2
03	17	Board ID	09/28	EE	Change Board ID to X01	Change RE35 to 8.2K	0.2
04	17	ACIN	09/28	EE	Charge led always light when unplug AC	Change RE32 to 150K	0.2
05	29	Power Button ESD	10/08	ESD	Power Button ESD Protection	Change DZ4 to SCA00000R00	0.2
06	19	VGA	10/08	EMI	CRT EMI Noise	Change LV5;LV6;LV7 to SM01000FP00	0.2
07	21	LAN	10/08	EMI	LAN EMI Noise	Change TRL1 to SP050006N00	0.2
08	13;14	FCH	10/11	RF	RF Noise	Add CF20 & CF82 33PF	0.2
09	09	APU PWR	10/14	EE	AMD CRB Rev C update	LU1, LU2, LU4 change to 0_0805	0.2
10	07	LTDP_AUX	11/02	EE	AMD Check list update	RU14,RU15,RU23,RU26 change to 2K ohm pull up to +5VS	0.3
11	07	LTDP0_HPD	11/02	EE	AMD Check list update	Add RU22 100k ohm pull up to +5VS	0.3
12	17	Board ID	11/17	EE	Change Board ID to X02	Change RE35 to 18K	0.3
13	10;11	DDRIII-SODIMM	11/22	EMI	DDR EMI NOISE	POP CD9,CD10,CD11,CD12,CD13,CD14,CD31,CD32,CD33,CD34,CD35,CD36	0.3
14	17	ENE-KB926	11/22	ESD	ESD	Add 0.1uF caps on CE25 & CE29	0.3
15	18	HDMI	11/22	ESD	ESD	Add 0.1uF caps CV36 on +3VS trace of top side layout.	0.3
16	21	LAN	11/22	ESD	ESD	Add 0.1uF caps CL84 on +3V_LAN trace of top side layout.	0.3
17	22	Card Reader	11/23	RF	RF Noise	Mount RB8=10,CB12=22P	0.3
18	12	FCH	11/23	RF	RF Noise	Mount CF80=33P	0.3
19	19	VGA	11/30	EE	AMD Check list update	Change RV31 & RV32 from 4.7K to 2K	0.3
20	17	Board ID	12/10	EE	Change Board ID to A00	Unpop RE35	1.0
21	19	VGA	12/10	Safety	LPS test fail	Delete RV67 . Pop FV2	1.0
22	28	DC/DC	12/16	Safety	Safety RTC battery test fail	Add RZ28 betwwn +COINCELL and DZ3 pin2	1.0
23	20	LVDS	12/23	EE	EC damage	Depop DV6 & RV44 . Pop DV14 & RV51	1.0

<http://hobi-elektronika.net>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

HW PIR

Size

e	Document Number
---	-----------------


LA-7161P

Rev	1.0
-----	-----





LA-7161F



Date: Wednesday, January 05, 2011 Sheet 30 of 43

Power block



PH1 under CPU bottom side :
 CPU thermal protection at 90 $\pm$ 3 degree C
 Recovery at 50 $\pm$ 3 degree C





ACIN



Precharge detector

	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY


Precharge detector

	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN & DETECTOR	
Size	Document Number	Custom	LA7161	Rev	
Date:	Wednesday, January 05, 2011	Sheet	33	of 43	

$$CP = 90 \cdot I_{\text{adapter}} (\text{rating}); CP = 3.003A$$



Note:
Use RT8205E to replace TPS51125 IC can remove RTC refernece LDO
Use RT8205E to replace TPS51427 IC must keep RTC refernece LDO

3.3VALWP

Thermal Design Current=4.6A

Peak Current=6.56A

OCp min=8.53A

H/S RDS(on) 27m ohm(typ) , 35m ohm(max)

L/S RDS(on) 11.7m ohm(typ) , 14.2m ohm(max)

FSW 375KHz

Delta_Iin=0.8306A

Delta_Io=2.2154A

5VALWP

Thermal Design Current=6.22A

Peak Current =8.88A

OCp min=11.55A


H/S RDS(on) 27m ohm(typ) , 35m ohm(max)

L/S RDS(on) 11.7m ohm(typ) , 14.2m ohm(max)

FSW 300KHz


Delta_Iin=2.4598A

Delta_Io=5.6333A



<http://hobi-elektronika.net>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+5VALWP/+3VALWP	
Size Custom	Document Number	LA7161		Rev	1.0
Date:	Wednesday, January 05, 2011	Sheet	35	of	43





+1.1VALWP
Thermal Design Current=3.5A
Peak Current=5A
OCP min=6.5A
Fsw=290KHZ

Delta I=1.6269A
L/S MOS Rds(on)=5.5m ohm (Typ) ; 6.7m ohm(Max)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/07/31				Title			
				Deciphered Date				+1.1VALWP			
				2011/07/31				Size			
								Custom			
								Document Number			
								LA7161			
								Rev			
								1.0			
								Date:			
								Wednesday, January 05, 2011			
								Sheet			
								36			
								of			
								43			




+0.75VSP
 Thermal Design Current=0.35A
 Peak Currnet=0.5A
 OCP min=0.65A




+1.5VP
Thermal Design Current=4.36A
Peak Current=6.23A
OCp min=8.1A
Fsw=290KHZ

Delta I=2.1702A
L/S MOS Rds(on)=5.5m (Typ) ; 6.7m (Max)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA7161
				Date	Wednesday, January 05, 2011
				Sheet	38 of 43



+1.8VP
Thermal Design Current=1.51A
Peak Currnet=2.15A
OCP min=2.8A




L/S MOS Rds(on)=3.6m (Typ) ; 4.5m (Max)

+APU_CORE
Thermal Design Current=7.7A
Peak Current=11A
OCP min=14.3A
Fsw=300KHZ

Choke DCR=1.1 ± 7% mΩ

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+APU_CORE/+1.0VALWP	
Size	Document Number	LA7161		Rev	
Custom				1.0	
Date:		Wednesday, January 05, 2011		Sheet	40 of 43



+1.05VP
 Thermal Design Current=4A
 Peak Current=5.7A
 OCP min=7.41A
 Fsw=290KHZ

 Delta I=1.0381A
 L/S MOS Rds(on)=4.5m (Typ) ; 5.6m (Max)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/31	Deciphered Date	2011/07/31	Title	+1.05VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number	LA7161
				Date:	Wednesday, January 05, 2011
				Sheet	41 of 43

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	40	+APU_CORE/ +APU_COREP_NB	2010/10/04	Compal	PC102(H=5.8mm) will impact ME logic lower	Depop PC102 (P/N : SF000000W00)	X01
2	33 32	DCIN BATTERY CONN /OTP/B+_BIAS	2010/10/12	Compal	HW power share no function when system at S5 only with battery without AC.	1. Add PR163, PR164 (P/N : SD013200080) (S RES 1/10W 200 +-5% 0603); PU10 (P/N : SA009200010) (S IC G920AT24U SOT89 REG 3.3V); PC134 (P/N : SE000001380) (S CER CAP 1U 25V K X5R 0805 H1.25); PC135 (P/N : SE093106M80) (S CER CAP 10U 6.3V M X5R 0805 H1.25) 2. Modify PD3.pin3 net name, change from +3VLP to RTCVREF 3. Delete PD3, PR17, PC11 =>Cause HW side has alike RTC circuitry (DZ3 and CZ24)	X01
3	32	BATTERY CONN /OTP/B+_BIAS	2010/10/18	Compal	For reduce S5,S4 power leakage when system only with battery	Change PU1A.pin8 net-name from Pre_V to VS	X01
4	32	BATTERY CONN /OTP/B+_BIAS	2010/10/18	Compal	for ME team change RTC battery connector.	Change PJRTC1 P/N from SP02000IA00(with Cable) to SP07000H700(w/o cable)	X01
5	34	CHARGER /DETECTOR	2010/10/18	Compal	follow compal power team new AC-IN, Pre-charge circuits with 連動circuits, need change design to original pre-charge design and ADP/BAT switch circuits.	1. Depop PR52 (P/N : SD02810030L), PQ20 (P/N : SB000009610) 2. Pop item: PD12 (P/N: SC1SS355010)S DIO 1SS355TE-17 SOD323 PD14 (P/N: SC1SS355010)S DIO 1SS355TE-17 SOD323 PR45 (P/N: SD034200380)S RES 1/16W 200K +-1% 0402 PC28 (P/N: SE042104K80)S CER CAP .1U 25V K X7R 0603 PQ17 (P/N: SB502060000)S TR RHU002N06 1N SOT323	X01
6	34	CHARGER /DETECTOR	2010/10/22	Compal	follow compal power team new AC-IN, Pre-charge circuits with 連動circuits, need change design to original pre-charge design and ADP/BAT switch circuits.	1. Pop PQ20 (P/N: SB000009610) (S TR SSM3K7002FU 1N SC70-3))	X02
7	35	+3VALWP /+5VALWP	2010/11/24	Compal	QAD team highlight BITS issue DF434417: [Rel, PT] OTP (PH1) recovery temperature can't meet spec. The recovery temperature spec is 50 +/- 3degree C.	Add @PR129 (P/N: SD028000080) (S RES 1/16W 0 +-5% 0402)	X03
8	33 34	DCIN CHARGER /DETECTOR	2010/11/24	Compal	follow compal power team new AC-IN, Pre-charge circuits with 連動circuits, need change design to original pre-charge design and ADP/BAT switch circuits.	1. Depop : PD7, PD8, PQ6, PQ7, PQ8, PR25, PR26, PR27, PR28, PR29, PR30, PR31 2. Add @PC93, @PC136, @PC137, @PD16, @PQ42, @PQ45, @PR165, @PR166, @PR167, @PR168, @PR169, @PR170, @PR171 3. Depop PR41, pop PR40 (P/N: SD028000080) (S RES 1/16W 0 +-5% 0402) 4. Pop PR52 (P/N: SD028100380) (S RES 1/16W 100K +-5% 0402), depop PC28, PC31, PD12, PD14, PQ17, PQ20, PR45 5. Change PQ21.2 net name to "ACON"	X03

<http://hobi-elektronika.net>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		PWR PIR	
Size	Document Number	LA-7161P	
Date: Wednesday, January 05, 2011	Sheet	42	of 43

Rev 1.0

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
9	P35 P36 P38 P40 P41	3VALWP/5VALWP +1.1VALWP +1.5VP +APU_CORE /+APU_COREP_NB +1.05VP	2010/11/24	Compal	for support DFX team and SMT AOI detect: 較容易檢測出是否 空焊現象	follow DFX team-Chen. Daniel suggestion: to use the pad length 3.6*2.5mm PCB footprint for the PL6, PL7, PL8, PL10, PL12 material as PL5 . Change PL6 footprint from (CYNTE_PCMC063T-2R2MN_2P) to (CYNTE_PCMB064T-3R3MS_2P) PL7 footprint from (CYNTE_PCMC063T-2R2MN_2P) to (CYNTE_PCMB064T-3R3MS_2P) PL8 footprint from (CYNTE_PCMC063T-2R2MN_2P) to (CYNTE_PCMB064T-3R3MS_2P) PL10 footprint from (CYNTE_PCMC063T-1R0MN_2P) to (CYNTE_PCMB064T-3R3MS_2P) PL12 footprint from (CYNTE_PCMC063T-3R3MN_2P) to (CYNTE_PCMB064T-3R3MS_2P)	X03
10	34	CHARGER /DETECTOR	2010/11/26	Compal	Support EMC team to reduce nosie	Add @PL13 and lyaout footprint co-layout with PJP1	X03
11	34	CHARGER /DETECTOR	2010/12/14	Compal	Support EMC team to reduce nosie	1. Pop PL13 (P/N: SM01000DJ00) (S SUPPRE_FBMA-L11-453215-121LMA90T 1812) this bead value= 120 ohm(Current rating=9A) 2. Depop PJP1	A00

<http://hobi-elektronika.net>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author																																																																																																																																														

PWR PIR

Size

Document Number

LA-7161P

Rev
1.0

Date: Wednesday, January 05, 2011

Sheet 43 of 43