

CONFIDENTIAL

Mosaic Schematics Document

uFCBGA/uFCPGA Northwood


**2001-09-19**

**REV: 0.1**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|                                                   |                 |     |
|---------------------------------------------------|-----------------|-----|
| Compal Electronics, Inc.                          |                 |     |
| Title                                             |                 |     |
| Cover Sheet                                       |                 |     |
| Size                                              | Document Number | Rev |
|                                                   | ADY13 LA-1271   | 0.1 |
| Date: Wednesday, September 19, 2001 Sheet 1 of 37 |                 |     |

**File Name : LA-1271**



| Function                | Model | Mosaic             | Midas |
|-------------------------|-------|--------------------|-------|
| FDD                     |       | YES                | YES   |
| PS/2                    |       | YES                | YES   |
| Serial port             |       | NO                 | NO    |
| Parallel port           |       | YES                | YES   |
| RJ45                    |       | YES                | YES   |
| OZ6912/TPS2211          |       | YES                | YES   |
| 3Com Lan chipset(3C920) |       | YES<br>S/W disable | YES   |

Note1: "@" means all model depop

Note2: Removed serial port,because add 2nd Fan

Power Managment table


| Signal               | +3VALW   | +3V   | +3VS      |
|----------------------|----------|-------|-----------|
| State                | +5VALW   | +5V   | +5VS      |
|                      | +1.8VALW | +2.5V | +1.8VS    |
|                      | +12VALW  |       | +1.5VS    |
|                      |          |       | +1.2VP    |
|                      |          |       | +CPU_CORE |
|                      |          |       | +1.25V    |
| S0                   | ON       | ON    | ON        |
| S1                   | ON       | ON    | ON        |
| S3                   | ON       | ON    | OFF       |
| S5 S4/AC             | ON       | OFF   | OFF       |
| S5 S4/AC don't exist | OFF      | OFF   | OFF       |

|           |           |            |
|-----------|-----------|------------|
|           | CHIPS Rev | CHIPS Rev  |
|           | R682845   | FW82801CAM |
| SST-Build | A3(QC45)  | B1(QC42)   |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS,INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS,INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS,INC.

|                          |                               |               |
|--------------------------|-------------------------------|---------------|
| Compal Electronics, Inc. |                               |               |
| Title                    | Note & Revision               |               |
| Size                     | Document Number               | Rev           |
|                          | ADY13 LA-1271                 | 0.1           |
| Date:                    | Wednesday, September 19, 2001 | Sheet 3 of 37 |







#### Layout note :

Place close to CPU. Use 2-3 vias per PAD.  
Place .22uF caps underneath balls on solder side.  
Place 10uF caps on the peripheral near balls.  
Use 2-3 vias per PAD.


#### Please place these cap in the socket cavity area



#### Please place these cap on the socket north side




#### Please place these cap on the socket south side




#### Layout note :

Place close to CPU power and ground pin as possible (<1inch)


Used ESR 25m ohm cap total ESR=2.5m ohm



#### CPU Voltage ID



#### EMI Clip PAD for CPU





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.



CPU Bypass & CPU VID

|               |                            |               |
|---------------|----------------------------|---------------|
| Size          | Document Number            | Rev           |
| ADY13 LA-1271 | 0.1                        |               |
| Date          | Monday, September 10, 2001 | Sheet 6 of 37 |




Fan1 Control circuit


Fan2 Control circuit



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




| COMPAL Electronics, Inc |                                   |       |         |
|-------------------------|-----------------------------------|-------|---------|
| Title                   | LM75 Thermal sensor & Fan control |       |         |
| Size                    | Document Number                   | Rev   |         |
|                         | ADY13 LA-1271                     | 0.1   |         |
| Date                    | Monday, September 10, 2001        | Sheet | 7 of 37 |







**Layout note: Processor system bus**


Distribute as close as possible  
to MCH Processor Quadrant.(between VTTFB and VSS pin)

**Layout note: AGP/CORE**





Distribute as close as possible  
to MCH Processor Quadrant.(between VCCAGP/VCCCORE  
and VSS pin)

**Layout note: Hub-Link**

Distribute as close as possible  
to MCH Processor Quadrant.(between VCCHL and VSS pin)

**Layout note: DDR Memory interface**

Distribute as close as possible  
to MCH Processor Quadrant.(between VCCSM and VSS pin)






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


**Compal Electronics, Inc.**

|       |                               |                  |          |
|-------|-------------------------------|------------------|----------|
| Title |                               | MCH-M Decoupling |          |
| Size  | Document Number               | Rev              |          |
|       | ADY13 LA-1271                 | 0.1              |          |
| Date: | Wednesday, September 19, 2001 | Sheet            | 10 of 37 |


Layout note  
Place these resistor  
closely DIMM0,  
all trace length<750mil




DIMM0  
Bottom  
side



Layout note  
Place these resistor  
closely DIMM0,  
all trace length Max=1.3"




Layout note  
Place these resistor  
closely DIMM0,  
all trace  
length<750mil




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|                          |                            |       |          |
|--------------------------|----------------------------|-------|----------|
| Compal Electronics, Inc. |                            |       |          |
| DDR-SODIMM_SLOT1         |                            |       |          |
| Size                     | Document Number            | Rev   |          |
|                          | ADY13 LA-1271              | 0.1   |          |
| Date                     | Monday, September 10, 2001 | Sheet | 11 of 37 |





Layout note  
Place these resistor  
closely DIMM0,  
all trace length  
Max=1.3"

**DIMM1**  
Top side









|                                 |                            |       |            |
|---------------------------------|----------------------------|-------|------------|
| <b>Compal Electronics, Inc.</b> |                            |       |            |
| Title                           |                            |       |            |
| <b>DDR-SODIMM SLOT1</b>         |                            |       |            |
| Size                            | Document Number            |       | Rev        |
|                                 | <b>ADY13 LA-I271</b>       |       | <b>0.1</b> |
| Date:                           | Monday, September 10, 2001 | Sheet | 12 of 37   |

Layout note :  
Distribute as close as possible  
to DDR-SODIMM.



Layout note :  
Place one cap close to every 2 pull up resistors termination to  
+1.25V




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. . NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

|       |                               |       |                       |
|-------|-------------------------------|-------|-----------------------|
| Title |                               |       | DDR SODIMM Decoupling |
| Size  | Document Number               | Rev   |                       |
|       | ADY13 LA-1271                 | 0.1   |                       |
| Date  | Wednesday, September 19, 2001 | Sheet | 13 of 37              |

| SEL1 | SEL0 | Function        |
|------|------|-----------------|
| 0    | 0    | 66MHz Host CLK  |
| 0    | 1    | 100MHz Host CLK |
| 1    | 0    | 200MHz Host CLK |
| 1    | 1    | 133MHz Host CLK |




**Note:**  
CPU\_CLK[2:0] needs to be running in C3, C4.





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



| Compal Electronics, Inc. |                            |                |
|--------------------------|----------------------------|----------------|
| Title                    |                            |                |
| Clock Generator          |                            |                |
| Size                     | Document Number            | Rev            |
|                          | ADY13 LA-1271              | 0.1            |
| Date                     | Monday, September 10, 2001 | Sheet 14 of 37 |

# AGP 140 Pin connector











THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|                             |                            |                |     |
|-----------------------------|----------------------------|----------------|-----|
| Compal Electronics, Inc.    |                            |                |     |
| Title                       |                            |                |     |
| ICH3-M Decoupling & Pull-Up |                            |                |     |
| Size                        | Document Number            |                | Rev |
|                             | ADY13 LA-1271              |                | 0.1 |
| Date:                       | Monday, September 10, 2001 | Sheet 18 of 37 |     |






3COM  
3C920 LAN CONTROLLER

Note1: Place this test point in the RAM door area




|                          |                            |                |
|--------------------------|----------------------------|----------------|
| Compal Electronics, Inc. |                            |                |
| 3COM 3C920 LAN           |                            |                |
| Size                     | Document Number            | Rev            |
|                          | ADY13 LA-1271              | 0.1            |
| Date:                    | Monday, September 10, 2001 | Sheet 20 of 37 |



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|       |                 |                            |                          |          |
|-------|-----------------|----------------------------|--------------------------|----------|
| Title |                 |                            | Compal Electronics, Ltd. |          |
|       |                 |                            | PCMCIA controller OZ6912 |          |
| Size  | Document Number |                            | Rev                      |          |
|       | ADY13 LA-1271   |                            | 0.1                      |          |
| Date: |                 | Monday, September 10, 2001 | Sheet                    | 21 of 37 |

### PCMCIA Power Controller




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**Compal Electronics, Inc**

### CardBus Socket

|       |                                         |                |
|-------|-----------------------------------------|----------------|
| Size  | Document Number<br><b>ADY13 LA-1271</b> | Rev<br>0.1     |
| Date: | Monday, September 10, 2001              | Sheet 22 of 37 |





**Compal Electronics, Inc.**

## AC97 CODEC

|      |                                         |            |
|------|-----------------------------------------|------------|
| Size | Document Number<br><b>ADY13 LA-1271</b> | Rev<br>0.1 |
|------|-----------------------------------------|------------|


Date: Monday, September 10, 2001 Sheet 23 of 37

# Speaker Connector




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


| Compal Electronics, Inc. |                            |       |          |
|--------------------------|----------------------------|-------|----------|
| Title                    |                            |       |          |
| AMP & Audio Jack         |                            |       |          |
| Size                     | Document Number            | Rev   |          |
|                          | ADY13 LA-1271              | 0.1   |          |
| Date                     | Monday, September 10, 2001 | Sheet | 24 of 37 |




#### Screw Hole



#### Fiducial Mark



#### Spare Logic Gate




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


| Compal Electronics, Inc. |                            |                           |          |
|--------------------------|----------------------------|---------------------------|----------|
| Title                    |                            | MDC connector / Skew Hole |          |
| Size                     | Document Number            | Rev                       |          |
|                          | ADY13 LA-1271              | 0.1                       |          |
| Date:                    | Monday, September 10, 2001 | Sheet                     | 25 of 37 |





## Touch Pad & Status LED Conn.



## PS2 CONN.




## Debug PORT




<26> LPD[0..7] LPD0..7


Reserved serial port for software ACPI debug



## Parallel Port



## ACPI Debug port



Place close to COM1 connector.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title PIO/PS2 Port/T\_P Conn. & PCI Debug Conn.

Size Document Number  
ADY13 LA-1271




Rev 0.1

Date Monday, September 10, 2001 Sheet 27 of 37






## Power ON Circuit




Note:  
USB\_AS=USB\_BS=Trace width=40mils


## LID Switch & Function Button




## RTC Battery




## Power BTN



## USB Port 0



## USB Port 1









THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


## Compal Electronics, Inc.

| Title                                            |  |                 |  |
|--------------------------------------------------|--|-----------------|--|
| Power OK/Reset/RTC battery/USB Conn.& Lid Switch |  |                 |  |
| Size                                             |  | Document Number |  |
|                                                  |  | ADY13 LA-1271   |  |
| Date                                             |  | Sheet           |  |
| Monday, September 10, 2001                       |  | 30 of 37        |  |

Rev 0.1




1.8VALW/+1.5VS Power direct provide



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


|                          |                            |       |          |
|--------------------------|----------------------------|-------|----------|
| Compal Electronics, Inc. |                            |       |          |
| Title                    | DC/DC Circuit              |       |          |
| Size                     | Document Number            | Rev   |          |
|                          | ADY13 LA-1271              | 0.1   |          |
| Date                     | Monday, September 10, 2001 | Sheet | 31 of 37 |

# CPU-CORE



A1 CPU Silicon set D<sub>SOFF</sub> =1.2V  
PR25=13.3K, PR24=39.2K  
A2 CPU Silicon set D<sub>SOFF</sub> =1.0V  
PR25=20K, PR24=32.4K  
For A1,A2 CPU Silicon stepping  
PQ37 is pop and PR27=9.31K  
For B0 CPU Silicon stepping  
PQ37 is pop and PR27=37.4K

| Compal Electronics, Ltd. |                            |       |          |
|--------------------------|----------------------------|-------|----------|
| Title                    | CPU VCORE                  |       |          |
| Size                     | Document Number            | Rev   |          |
|                          | ADY13 LA-1271              | 0.1   |          |
| Date:                    | Monday, September 10, 2001 | Sheet | 32 of 37 |





## PCN2 battery connector pin assignment

**SMART Battery:**

- 1.BAT+  
2.LI/MH#  
3.B/I  
4.TS  
5.SMB\_EC\_DAI  
6.SMB\_EC\_CK1  
7.GND

**Vin Detector**  
**17.93V/17.2V**



Precharge detector  
15.9V/13.2V FOR  
ADAPTOR

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|                                 |                                         |       |            |
|---------------------------------|-----------------------------------------|-------|------------|
| <b>Compal Electronics, Inc.</b> |                                         |       |            |
| Title                           |                                         |       |            |
| <b>Detector</b>                 |                                         |       |            |
| Size                            | Document Number<br><b>ADY13 LA-1271</b> |       | Rev<br>0.1 |
| Date:                           | Monday, September 10, 2001              | Sheet | 33 of 37   |

$I_{adp}=0\sim 3.22A$  <-----Actually about 3A  
 $I_{air}=0\sim 2.26A$

$I_{REF}=1.746 \cdot I_{charge}$   
 $I_{REF}=0\sim 5V$

Charge voltage  
 4S LI-ION  
 NI-MH : 17.00V  
 3S LI-ION : 12.75V

OVP voltage :

LI-4S : 18.3V----BATT-OVP=4.04V

LI-3S : 13.5V----BATT-OVP=3.82V

BATT-OVP=0.2206\*BATT++

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Charger

|       |                            |                |
|-------|----------------------------|----------------|
| Title | Document Number            | Rev            |
| Size  | ADY13 LA-1271              | 0.1            |
| Date  | Monday, September 10, 2001 | Sheet 34 of 37 |

+3.3V Ipeak = 6.66A ~ 10A

+5V Ipeak = 6.66A ~ 10A


CPU thermal protection at 85 degree C  
Recovery at 45 degree C

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

|       |                            |                |          |
|-------|----------------------------|----------------|----------|
| Title |                            | +3.3V/+5V/+12V |          |
| Size  | Document Number            | Rev            |          |
|       | ADY13 LA-1271              | 0.1            |          |
| Date  | Monday, September 10, 2001 | Sheet          | 35 of 37 |

**+1.8V+-5%**



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

|                                  |                 |                |     |
|----------------------------------|-----------------|----------------|-----|
| COMPAL ELECTRONICS, INC          |                 |                |     |
| Title                            |                 |                |     |
| DDR POWER 2.5V & 1.25V           |                 |                |     |
| Size                             | Document Number |                | Rev |
| B                                | ADY13 LA-1271   |                | 0.1 |
| Date: Monday, September 10, 2001 |                 | Sheet 37 of 37 |     |