

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)


DY :None Installed
UMA:UMA platform installed
OPS:Optimus
HR:Huron River
CRV:Chief River

JV10-CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Cover Page			
Size A3	Document Number G48/G58	Rev SC	
Date: Friday, February 17, 2012		Sheet 1 of 103	

Block Diagram (UMA/Optimus co-lay)

Project code : 91.4SG01.001
PCB P/N :
Revision :



SYSTEM DC/DC TPS51461 48		CPU DC/DC TPS51640RSLR 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCCSA	DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51211 45		SYSTEM DC/DC G977F 45	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_S0	DCBATOUT	1D0V_S0

SYSTEM DC/DC TPS51123 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC RT8207 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

GFX DC/DC TPS51640RSLR 42~44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

VGA ISL62882C 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

CHARGER BQ24745 40	
INPUTS	OUTPUTS
AD+ BT+	DCBATOUT

SYSTEM DC/DC RT9025 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

VGA switches 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0 1D05V_VTT	1D5V_VGA_S0 3D3V_VGA_S0 1D05V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0

PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom

JV10-CS

PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIe Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	N/A
1	HDD1
2	N/A
3	N/A
4	ODD
5	N/A

Pair	Device
0	X
1	USB3.0 ext port 1
2	USB2.0 ext port 4
3	USB3.0 ext port 2
4	BLUETOOTH
5	CARD READER
6	X
7	X
8	X
9	USB2.0 ext port 3
10	X
11	WLAN(Bluetooth)
12	CAMERA
13	X

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1


All Not update

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		HURON RIVER ORB	
Device	Ref Des	Address Hex	Bus
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP			SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

JV10-CS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

mTable of Content

Size A3

Document Number

G48/G58

Rev

SC


Date: Friday, February 17, 2012

Sheet 3 of 103

SSID = CPU

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up resistor on the motherboard.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	CPU (PCIE/DMI/FDI)
-------	---------------------------

Size A3	Document Number G48/G58
------------	-----------------------------------


Date: Friday, February 17, 2012 Sheet 4 of 103

SC



SSID = CPU




Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor power (~15 mW) may be
wasted.



Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.



Buffered reset to CPU
Close CPU side



NOTE

	U501	R512	R519	R517	R515	C503	C501
HR	DY	0 ohm 63.R0034.1DL	DY	1.5K ohm 64.15015.6DL	750 ohm 64.75005.6DL	DY	DY
CRV	73.01G09.AAH	DY	75 ohm 63.75034.1DL	43 ohm 63.43034.1DL	DY	0.1uF 78.10423.2FL	DY

Default CRV


JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **THERMAL/CLOCK/PM**

Size A3	Document Number G48/G58	Rev SC
Date: Friday, February 17, 2012	Sheet 5 of 103	

SSID = CPU




BOM_CTRL
1st = 22.10252.171
2nd = 62.10040.821
3rd = 62.10055.551


BOM_CTRL
1st = 22.10252.171
2nd = 62.10040.821
3rd = 62.10055.551

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (DDR)	
Size A3	Document Number G48/G58
Date: Friday, February 17, 2012	Sheet 6 of 103


SSID = CPU




PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RESERVED)			
Size A3	Document Number		Rev
	G48/G58		S
Date: Friday, February 17, 2012	Sheet	7	of 103

SSID = CPU

POWER

PEG AND DDR






CORE SUPPLY

SVID

SENSE LINES

62.10040.821



BOM_CTRL



-to 17pcs
TC8xx
470uF x2


緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title mCPU (VCC_CORE)			
Size Custom	Document Number	G48/G58	Rev SC
Date: Friday, February 17, 2012	Sheet	8	of 103

SSID = CPU





(Reserved)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title XDP			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 11 of 103

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

For CRV:




JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		M1 & M3 Implementation	
Size	Document Number	G48/G58	Rev
			SC
Date:	Friday, February 17, 2012	Sheet	12 of 103

(Blanking)

JV10-CS



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 13	of 103

SSID = MEMORY




After layout, BOM change P/N

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



After layout, BOM change P/N

H = 8mm DDR3-204P-108-GP

62.10017.X41


1st = 62.10024.G21

2nd = 62.10017.X41



3rd = 62.10017.M51

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DDR3-SODIMM3			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 16 of 103

L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display




Place near PCH

Notes:
1K 0.5% 0402.

Digital Display Ports Enable and Disable Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
LVDS	L_DDC_DATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

NOTE: LVDS and eDP on processor can not be enabled at the same time.




BOM_CTRL

SIV = 71.PANTH.D0U

PCH料號: 71.PANTH.D0U

Digital Display Interface




Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMIB_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA

JV10-CS

SSID = PCH



USB Table

Pair	Device
0	X
1	USB3.0 ext port 1
2	USB2.0 ext port 4
3	USB3.0 ext port 2
4	BLUETOOTH
5	CARD READER
6	X
7	X
8	X
9	USB2.0 ext port 3
10	X
11	WLAN(Bluetooth)
12	CAMERA
13	X

Utilize Port 9 for USB debug

```

— USB3.0 port1
— USB2.0 port4
— USB3.0 port2
— USB2.0 port3

```

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

JV10-CS


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (PCI/USB/NVRAM)
-------	------------------------------

Size	Document Number	Rev
	G48/G58	SC

Date: Friday, February 17, 2012 Sheet 18 of 103


SSID = PCH



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

PCH料號: 71.PANTH.00U

SSID = PCH



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH (SPI/RTC/LPC/SATA/IHDA)

Size	Document Number	G48/G58
------	-----------------	----------------

Date: Friday, February 17, 2012


Sheet 21 of 103

SC

SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY


























Note




















	R2202	----
HR	200K ohm 64.20035.6DL	
CRB	10K ohm 63.10334.1DL	

PCH_GPIO15 pull high => HM76
PCH_GPIO15 pull Low => HM70



LOW: ODD exist
HIGH: ODD non-exist



PCH料號: 71.PANTH.00U





SSID = PCH 6A



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture

SSID = PCH




JV10-CS



緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title PCH (VSS)			
Size	Document Number	G48/G58	Rev SC
Date: Friday, February 17, 2012	Sheet	25	of 103

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 26 of	103


If use PSL function, please connect to 3D3V_AUX_S5
If no use PSL function, please connect 3D3V_AUX_KBC




MODEL_ID_AD (Pin100)	Pull-Low Register	Pull-High Register	Voltage	
LG48 UMA	100.0 K	10.0 K	3.000 V	64.10025.6DL
LG48 OPTIMUS	100.0 K	20.0 K	2.750 V	64.20025.6DL
LG58 UMA	100.0 K	33.0 K	2.481 V	64.33025.6DL
LG58 OPTIMUS	100.0 K	47.0 K	2.245 V	64.47025.6DL

SSID = Thermal

Thermal sensor






T8



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title	THERMAL EMC1423		
Size	Document Number	G48/G58	Rev
Date:	Friday, February 17, 2012	Sheet	28 of 103

(Blanking)



JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio_AMP			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 30	of 103

25MHz XTAL



ISOLATn is active low to isolate the whole chip to place in lowest power consumption mode.




JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LOM		
Size	Document Number	G48/G58	Rev
			SC
Date:	Friday, February 17, 2012	Sheet	31 of 103


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Card reader			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 32 of	103


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 1394			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 33 of 103

(Blanking)

JV10-CS


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Smart card			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 34 of	103

Reserved


JV10-CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB 3.0 CONTROLLER		
Size	Document Number G48/G58	Rev SC
Date: Friday, February 17, 2012		Sheet 35 of 103


FOR CRV: *Power Sequence*





FOR HR:



FOR HR:





FOR CRV:




1D5V S6

MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




Close to CPU

S3 Power Reduction Circuit Processor VREF_DQ Implementation




	R3705
HR	100K ohm 63.10434.1DL
CRV	1K ohm 64.10015.6DL

Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over $VDDQ \times 0.55 \pm 200mV$ and the edge must be monotonic


Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



5 S3 Power Reduction



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	ADAPTER OCP / S3 reduction
-------	-----------------------------------

Size	Document Number	G48/G58
------	-----------------	----------------

SC

Date: Friday, February 17, 2012 Sheet 37 of 103

Adaptor in to generate DCBATOUT



JV10-CS

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **DCIN JACK**

Size Document Number **G48/G58**





Rev
SC

Date: Friday, February 17, 2012 Sheet 38 of 103

BATTERY CONNECTOR



83.5R603.D3F
2ND = 83.5R603.K3F
3rd = 83.5R603.Q3F



JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title BATT CONN

Size Document Number G48/G58

Date: Friday, February 17, 2012


Sheet 39 of 103

Rev SC

SSID = Charger

A8(ANNIE/ASTRO)
PR4007,PR4008

AD+ total power	R1	R2
65w	12.4K 64.12425.6DL	100K
80w	41.2k	100K
90w	60.4k 64.60425.6DL	100K
120w	118k	100K



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BQ24745_Charger**


Size	Document Number	G48/G58
------	-----------------	----------------


Date: Friday, February 17, 2012	Sheet 40 of 103
---------------------------------	-----------------

Date: Friday, February 17, 2012	Sheet 40 of 103
---------------------------------	-----------------

Date: Friday, February 17, 2012	Sheet 40 of 103
---------------------------------	-----------------


SSID = PWR.Plane.Regulator_5v3p3v





JV10-CS		Wistron Corporation 21F, R8, Sec.1, Hsin Tai Wu rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		TPS51211 1D05V&TPS51219 1D0V	
Size	Document Number	G48/G58	
Date:	Friday, February 17, 2012	Sheet	103 of 103

SSID = PWR.Plane.Regulator_1p5v0p75v




JV10-CS

緯創資通 Wistron Corporation
23F, 88, Sec.1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title RT8207_1D5V_0D75V

Size Document Number G48/G58 Rev SC

Date: Friday, February 17, 2012 Sheet 46 of 103


$$V_{out} = 0.8 * (R1 + R2) / R2$$

TPS51461 for VCCSA

**Design Current = 4.8A
5.76A<OCP< 7.2A**

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

VCCSA_TPS51461

Size: Document Number **G48/G58** Rev: **SC**

Date: Friday, February 17, 2012 Sheet 48 of 103

TPS51461 for VCCSA

Design Current = 4.8A
5.76A<OCP< 7.2A

VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

74.51461.043

Wistron Corporation

VCCSA_TPS51461

G48/G58


Friday, February 17, 2012

Sheet 48 of 103


SSID = VIDEO

LVDS connector


20110727 for EMC



For EMI request
Close to LVDS connector




CAMERA POWER





U4902 Change to 74.07534 from 74.05240.A7F for obsoleted part

LCD POWER



Panel BL brightness/Power En/BL En



JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title LCD/Inverter Connector


Size Document Number G48/G58

Date: Friday, February 17, 2012


Sheet 49 of 103

Rev SC

CRT connector




CRT Hsync & Vsync level shift





CRT RGB

R,G,B place 22pF and ESD diode for intel check list



CRT DDCDATA & DDCCLK level shift



JV10-CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>CRT Board Connector</i>
-------	-----------------------------------

Size	Document Number	G48/G58
------	-----------------	----------------

Rev

SC


Date: Friday, February 17, 2012

Sheet 50 of 103

SSID = VIDEO


HDMI Passive Level Shifter

Close to HDMI Connector






HDMI DDC Passive Level Shifter

R5112, R5111 2.2-kΩ ±5% pull-up to 5 V
after the level shifter for intel check list



HDMI CONNECTOR



JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		HDMI Level Shifter/Conn	
Size	Document Number	G48/G58	Rev
Date:	Friday, February 17, 2012	Sheet	51 of 103

(Blanking)

JV10-CS			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Display Port			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 52 of	103


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)S-Video			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 53 of 103

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)DVI			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 54 of 103


(Blanking)

JV10-CS

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)ITP			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 55	of 103

SSID = SATA


SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD



JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDD/ODD

Size Document Number G48/G58


Date: Friday, February 17, 2012

Sheet 56 of 103





Rev SC

(Blanking)


JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)E-SATA			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 57 of	103

Analog Internal Mic



INTERNAL STEREO SPEAKERS




SIV
Remove bestbuy

JV10-CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	MIC/SPEAKER/AUDIO JACK
Size	Document Number G48/G58
Date: Friday, February 17, 2012	Sheet 58 of 103
Rev	SC

10/100M Lan Transformer

FOR CO-LAY GIGA Lan Transformer



68.68167.30D

2nd = 68.0NS14.301

3rd = 68.HD081.30B

- 1.route as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




GIGA 68.68167.30D

2nd = 68.0NS14.301


3rd = 68.HD081.30B

For AR8162(10/100M): C5906, C5907,R5938, R5939 can be DY.
For AR8161(GIGA): Dummy R5934, R5935, R5940,R5941

LAN Connector



10/100 LAN surge circuit




83.00531.0AF
2nd = 83.00511.0A0

83.00531.0AF
2nd = 83.00511.0A0

83.00531.0AF
2nd = 83.00511.0A0

83.00531.0AF
2nd = 83.00511.0A0



JV10-CS

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title RJ45

Size Document Number G48/G58


Date: Friday, February 17, 2012

Sheet 59 of 103

Rev SC

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH



SSID = RBATT

JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Flash(KBC+PCH)/RTC


Size Document Number G48/G58

Rev SC

Date: Friday, February 17, 2012 Sheet 60 of 103


SSID = USB

USB Ext. port3 power SW



U6101 place near to USBCN3

USB Ext. port4 power SW





U6102 place near to CDRCN2

JV10-CS


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB2.0 Port Power SW			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 61	of 103

USB3.0 Port1

Support 2A





Co-Layout USB2.0 22.10321.S01




USB3.0 Port2


Support 2A



Co-Layout USB2.0 22.10321.S01






LAN surge circuit



JV10-CS

SSID = User.Interface


Bluetooth conn.



JV10-CS






緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BLUETOOTH			
Size	Document Number		Rev
	G48/G58		SC
Date:	Friday, February 17, 2012	Sheet	63 of 103

(Blanking)

JV10-CS			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Finger Print Con.			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 64	of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



SSID = Wireless

Mini Card Connector(WWAN)

(Blanking)

JV10-CS

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **(Reserved)WWAN CONN**

Size	Document Number	G48/G58	Rev	SC
------	-----------------	----------------	-----	-----------

Date:	Friday, February 17, 2012	Sheet	66	of	103
-------	---------------------------	-------	----	----	-----


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)3rd MINICARD			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 67 of 103

SSID = User.Interface


20110715



JV10-CS

KB1 Follow LA47

 <<< KROW[0..7] 27
 >>> KCOL[0..17] 27



* Membrane Pin Out Top View :


PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	25	26	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	D 17	D 18	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

SSID = Touch.Pad

The schematic diagram illustrates the SSID = Touch.Pad circuit. It features a TouchPad connected to a microcontroller (TP6901, TP6902, TP6903) and an AFTP6904. The circuit includes various components like resistors (RN6901, RN6902, R6906, R6907), capacitors (C6901, C6902, C6903, C6904, EC6901, EC6902), and a diode (DY). The microcontroller is connected to a TP1 (TP6901) and a TP2 (TP6902). The AFTP6904 is connected to a TP3 (TP6903). The circuit is powered by 5V_S0 and 3D3V_S0. The microcontroller is labeled with part numbers 20.K0320.006 and 2nd = 20.K0382.006.



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	Key Board/Touch Pad
-------	----------------------------

Size	Document Number	G48/G58
------	-----------------	----------------

Date: Friday, February 17, 2012

Sheet 69 of 103

Rev	SC
-----	----



JV10-CS

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Hall Sensor**

Size	Document Number	G48/G58	Rev	SC
------	-----------------	----------------	-----	-----------


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Debug connector			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 71 of	103


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)RJ11+MDC			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 72 of	103

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)1394 CONN			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 73 of	103

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

(Blanking)

JV10-CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	(Reserved)CARD Reader CONN
Size	Document Number G48/G58
Rev	SC
Date:	Friday, February 17, 2012
Sheet	74 of 103

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Express Card			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 75 of 103

5 4 3 2 1

D


C

B

A

(Blanking)


JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Smart Card Socket			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 76 of	103

5 4 3 2 1


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)TPM			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 77 of	103


(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)SIO			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 78 of	103

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)G-Sensor			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 79 of 103


(Blanking)

JV10-CS


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title (Reserved)RF/Other			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 80 of	103

(Blanking)


JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Screw Holes,SPR			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 81 of	103



Cardreader BD connector (Cardreader/Combo Jack/USB2.0 port4)



USB BD connector (DC Jack/USB2.0 port3)





Button BD connector (Power button/NOVO button)








JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title IO Board Connector		
Size	Document Number G48/G58	Rev SC
Date: Friday, February 17, 2012	Sheet 82 of 103	



BOM_CTRL 71.0N13P.M01










TABLE NVIDIA	N13P-GL(PS) DEV ID: 0x0DE9
STRAP0	R8630(PU) R8631(PD) DY
STRAP1	R8632(PU) R8633(PD) 45.3Kohm 64.45325.6DL
STRAP2	R8634(PU) R8635(PD) 10Kohm 64.10025.6DL
STRAP3	R8637(PU) R8640(PD) DY
STRAP4	R8638(PU) R8623(PD) DY


TABLE VIDEO MEMORY

Nvidia VGA	900MHz	HYNIX 128Mx16 72.52G63.C0U	SAMSUNG 128Mx16 72.42164.D0U 72.42164.G0U	HYNIX 64Mx16 72.51G63.H0U	Samsung 64Mx16 72.41646.Q0U
N13P-GL PD R8627		30.1Kohm 64.30125.6DL	45.3Kohm 64.45325.6DL	15Kohm 64.15025.6DL	20Kohm 64.20025.6DL
N13M-GE PD R8627		10K ohm 64.10025.6DL	10K ohm 64.10025.6DL	10K ohm 64.10025.6DL	10K ohm 64.10025.6DL


	TABLE NVIDIA	SAMSUNG 128Mx16 72.42164.D0U	SAMSUNG 128Mx16 72.42164.G0U	HYNIX 128Mx16 72.52G63.C0U	Samsung 64Mx16 64.10025.6DL	HYNIX 64Mx16 64.10025.6DL
STRAP0	R8630(PU) R8631(PD) DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY
STRAP1	R8632(PU) R8633(PD) DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY
STRAP2	R8634(PU) R8635(PD) DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY
STRAP3	R8637(PU) R8640(PD) DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY
STRAP4	R8638(PU) R8623(PD) DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY	10Kohm 64.10025.6DL DY




BOM_CTRL 71.0N13P.M01




BOM_CTRL 71.0N13P.M01






BOM_CTRL 71.0N13P.M01




BOM_CTRL 71.0N13P.M01



BOM_CTRL 71.0N13P.M01



DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VRAM

SAMSUNG:

K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHZ

K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHZ

HYNIX:

H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHZ

H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHZ

VIDEO FRAME BUFFER PORT A

JV10-CS



緯創資通 **Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **VRAM1,2 (1/4)**

Size Document Number **G48/G58** Rev **SC**

Date: Friday, February 17, 2012 Sheet 88 of 103



FOR VRAM3

CLOSE TO THE MEMORY

FOR VRAM4

CLOSE TO THE MEMORY

VRAM

SAMSUNG:

K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHZ
K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHZ


HYNIX:

H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHZ
H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHZ


VIDEO FRAME BUFFER PORT A

JV10-CS

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	VRAM3,4 (2/4)
Size	Document Number G48/G58
Date: Friday, February 17, 2012	Sheet 89 of 103
Rev	SC





DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VRAM SAMSUNG:
 K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHz
 K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHz

HYNIX:
 H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHz
 H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHz



FOR VRAM7

CLOSE TO THE MEMORY

FOR VRAM8

CLOSE TO THE MEMORY

VRAM
SAMSUNG:
K4W1G1646G-BC11-72.41646.Q0U: DDR3 64Mx16 900MHZ
K4W2G1646C-HC11-72.42164.D0U: DDR3 128Mx16 900MHZ
HYNIX:
H5TQ1G63DFR-11C-72.51G63.H0U:DDR3 64Mx16 900MHZ
H5TQ2G63BFR-11C-72.52G63.A0U:DDR3 128Mx16 900MHZ

VIDEO FRAME BUFFER PORT C
JV10-CS

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VRAM7,8 (4/4)			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 91 of	103

SSID = PWR.Plane.Regulator_VGACORE

NV_VID0-GPI011
NV_VID1-GPI05
NV_VID2-GPI06
NV_VID3-GPI01
NV_VID4-GPI09
NV_VID5-GPI013
NV_VID6-pull down to GND

VID[5..0]
101100 = 0.95 => N13P-GL
110010 = 0.875V => N13M-GE

IMON
An analog output. IMON outputs
a current proportional to the
regulator output current.

Place near PL9201

Design current=


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsin 221, Taiwan, R.O.C.

ISL62882_GPU_CORE

Docu Document Number G48/G58


Date: Friday, February 17, 2012 12:02 PM 103

+3VS to 3.3V_DELAY Transfer




AO4468, SO-8
Id=11.6A, Qg=9-12nC
Rdson=17.4-22m ohm


1D5V_VGA_S0





1.05V to 1.05V_VGA_S0 Transfer



+3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.




JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
DISCRETE VGA POWER			
Size	Document Number	Rev	
	G48/G58	SC	
Date:	Friday, February 17, 2012	Sheet	93 of 103

(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)SW GFX LCD(1/2)			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 94 of 103








(Blanking)

JV10-CS			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)SW GFX CRT(2/2)			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012	Sheet 95 of	103

(Blanking)

JV10-CS

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Touch panel CONN			
Size	Document Number G48/G58		Rev SC
Date: Friday, February 17, 2012		Sheet 96	of 103




(Blanking)

JV10-CS


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Change-History			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 98 of 103

Not Update

red word: KBC GPIO



Not Update



Power Shape

Regulator

LDO

Switch

JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram

Size Document Number G48/G58


Date: Friday, February 17, 2012

Sheet 100 of 103


Rev SC

PCH SMBus Block Diagram

Not Update




KBC SMBus Block Diagram




Thermal Block Diagram

Not Update




Audio Block Diagram



(Blanking)

JV10-CS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change History			
Size	Document Number G48/G58		Rev SC
Date:	Friday, February 17, 2012		Sheet 103 of 103