

Compal Confidential

PAGANI M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point

Date : 2011/11/22
Version 0.1


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
				Size Custom	Document Number LA-8711
				Date: Sunday, November 27, 2011	Rev 0.1
				Sheet 1 of 57	

Compal Confidential

Model Name : Zonda

File Name : LA8711P

2011/11/22



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-8711	Rev 0.1
				Date: Sunday, November 27, 2011	Sheet 2 of 57

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_VCCP	+V1.05SP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+VCCP	+VCCP (1.05V) power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII (1.35V OR 1.5V)	ON	ON	OFF
+1.5VS	+1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+5VALW) to 1.8V switched power rail to PCH	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+LAN_VDD_3V3	+3VALW to +LAN_VDD_3V3 power rail for LAN	ON	ON	ON*
+3V_PCH	+3VALW to +3V_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V_PCH	+5VALW to +5V_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	B+ to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL							
	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
G-sensor	0101001b

PCH SM Bus address

Device	Address
DDR DIMM0	1010 0000b
DDR DIMM1	
Mini Card1	
Mini Card2	
TP module	

EC SM Bus2 address

Device	Address
PCH (Reserve)	1010 0110b

SMBUS Control Table

	SOURCE	BATT	WLAN MIINI1	BATT Charger	TP	SODIMM	EC_SMB_CK2 EC_SMB_DA2	PCH_SML1CLK PCH_SML1DATA	G-Sensor	GPU	HP AMP
EC_SMB_CK1 EC_SMB_DA1	KB930	V		V					V		
EC_SMB_CK2 EC_SMB_DA2	KB930							V		V	
PCH_SMBCLK PCH_SMBDATA	PCH				V	V					V
PCH_SML0CLK PCH_SML0DATA	PCH										
PCH_SML1CLK PCH_SML1DATA	PCH						V				

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	CR+ Giga LAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	WLAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	None	CLKOUTFLEX2	None
	CLKOUT_PCIE3	None	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		

Symbol Note :

 : means Digital Ground

 : means Analog Ground

SATA	DESTINATION
SATA0	HDD,JHDD1
SATA1	m-SATA,JMINI2
SATA2	ODD, JODD1
SATA3	None
SATA4	None
SATA5	None

Option	@	CONN@	PX@	
UMA	X	X	X	
DIS	X	X	V	

USB Port Table



USB 2.0	USB 1.1	Port	1 External USB Port
EHCI1	UHCI0	0	USB3.0
		1	USB3.0
	UHCI1	2	USB3.0
		3	USB2.0 FRP
	UHCI2	4	X
		5	m-SATA
EHCI2	UHCI3	6	X
		7	X
	UHCI4	8	Camera
		9	USB2.0 and sleep charger
	UHCI5	10	minPCIE-WLAN/BT
		11	X
	UHCI6	12	X
		13	X

USB 3.0	Port	3 External USB Port
	0	USB3.0
	1	USB3.0
	2	USB3.0(SB)

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/11/02		Deciphered Date		2011/11/02		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size C		Document Number						Rev	
Date		Sunday, November 27, 2011						Sheet 3 of 57	
		LA-8711						0.1	
		Notes List							

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms


NOTE:eDP_COMPIO and eDP_ICOMPO should not be left floating even if Internal Graphic is disabled since they are shared with other interfaces









10/05 Change to 0.22uF.

Typ- suggest 220nF. The change in AC capacitor value from 180nF to 265nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s). 11/23 AC-coupling capacitor is 0.1u.Chelsea only support GEN2.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	PROCESSOR(I7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8551P
				Date: Sunday, November 27, 2011	Rev 0.1
				Sheet 4	of 57






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	PROCESSOR(3/7) DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
		Customer		LA-8041P	0.1
		Date:		Sunday, November 27, 2011	Sheet 6 of 57


CFG Straps for Processor

change to install




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	★ 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed


change to install



Display Port Presence Strap	
CFG4	★ 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled ★ 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	★ 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


Change to part G.


2011.10.18 delete XDP resistor
just reserve test point for XDP.



Just modify PWR to correct ,
didn't change net-name to save layout time; must modify on SI phase











- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed


POWER



10/03 add +V_DDR_REFB



SI# 7/29 Add CC26 10uF and reserve 330U on 1.8V power Rail




SI# BOM Change CC118 0.1u 25V form 0.1u 16V

Follow DG 0.71 page 6


CPU EDS descript as follow:
For Chief River platforms this pin should not be used.

VID[0]	VID[1]		2011	2012
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	PROCESSOR(6/7) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Date: Sunday, November 27, 2011	Sheet 9 of 57




DDR3 SO-DIMM A




Standard
<Address(SA1,SA0):00>

A-371 Security Classification		Compal Secret Data			
Issued Date		2011/11/02		Deciphered Date	
				2011/11/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				DDRIII DIMM	
				Size Document Number C LA-8041P	
				Rev 0.1	
Date:				Sunday, November 27, 2011	
Sheet				11 of 61	

10/03 change to +V_DDR_REFB




Layout Note:
Place near JDIMM1.203 & JDIMM1.204




Layout Note:
Place near JDIMM1


Layout Note: Place these 4 Caps near Command and Control signals of DIMMA



DDR3 SO-DIMM B




SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue





10/05 change to PH.

Standard
<Address(SA1,SA0):10>







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/11/02	Deciphered Date	2011/11/02	Title	
					DDRIII-DDRH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number
					Date:	Sunday, November 27, 2011
					Sheet	12 of 61










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	PCH (4/8) PCI, USB, NVRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-3711	Rev 0.1
				Date	Sunday, November 27, 2011
				Sheet	16 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (5/8) GPIO, CPU, MISC	
Size		Document Number		Rev	
Date		Sunday, November 27, 2011		17 of 57	










VCC3_3 = 266mA detal waiting for newest spec
VCCDMI = 42mA detal waiting for newest spec






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	PCH (8/8) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-8711
				Rev	0.1
				Date:	Sunday, November 27, 2011
				Sheet	20 of 57

LVDS Interface



route 50ohms single-ended/100ohms diff and keep short Debug only, for clock observation, if not needed, DNI 5mil 5mil


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2013/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI SeymourXT M2 PCIE/LVDS
Size	C	Document Number	LA-8711	Rev 0.1
Date:	Sunday, November 27, 2011	Sheet	21	of 57



CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE
GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS «all internal PD»	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE TRANSMITTER Power Saving Enable 0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS 0: disable 1: enable	X
RSVD	GPIO2	Advertises PCIE speed when compliance test 0: 2.50T/s 1: 50T/s	0
RSVD	GPIO8		0
RSVD	H2SYNC	Internal use only. This Pad has an internal PD and Must be 0V at reset. The pad may be left unconnected.	0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0: disable 1: enable	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT GPIO[13,12,11] (config 2,1,0): internal PD. a) If BIOS_ROM_EN=1, the config(2:0) defines the ROM type. b) If BIOS_ROM_EN=0, the config(2:0) defines the primary aperture size. Memory apertures size: config[3:0] 12000 000 24000 001 4800 010	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYSNC		
AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET			
GPIO21	H2SYNC	GENERICC	GPIO2
			GPIO8

TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)


[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/06/30	Deciphered Date		2013/06/30	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						ATI SeymourXT M2 Main MSIC			
						Size	Document Number		Rev
						C	LA-8711		0.1
Date:		Sunday, November 27, 2011		Sheet	22 of 57				


Name	FCH Pin Assignments
FE_GPIO0	GPIO191
FE_GPIO1	GPIO192
FE_PWRGD	GPIO28




+3.3VS TO +3.3VGS




11/20 PXS_PWREN=PCH GPIO54



+1.5V TO +1.5VGS



+1.8VS TO +1.8VGS



VDDR1	CRB	Design
0.1u	6	6
1u	10	5
10u	6	5

VDD_CT	CRB	Design
0.1u	1	1
1u	3	3
10u	1	1


VDDR3	CRB	Design
1u	3	3
10u	1	1

VDDR4	CRB	Design
0.1u	1	1
1u	1	1

MPV18	CRB	Design
0.1u	2	1
1u	2	1
10u	1	1

SPV18	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1

SPV10	CRB	Design
0.1u	1	1
1u	1	1
10u	1	1



For Chelsea, Delete 2*10

PCIE_VDDR	CRB	Design
0.1u	2	2
1u	1	1
10u	1	1

PCIE_VDDC	CRB	Design
1u	7	5 (1@)
10u	1	1

VDDC	CRB	Design
1u	30	25
10u	10	1
22u	0	1

VDDCI	CRB	Design
1u	10	9
10u	3	2
22u	0	1

VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator


VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator


+1.8VGS
1 RV48 2
0.0402 5%
PX@


+DPCD_VDD18
AN24 DP_VDDR
AP25 DP_VDDR
AP26 DP_VDDR
AU28 DP_VDDR
AV29 DP_VDDR
AP20 DP_VDDR
AP21 DP_VDDR
AP22 DP_VDDR
AP23 DP_VDDR
AU18 DP_VDDR
AV19 DP_VDDR
AH34 DP_VDDR
AJ34 DP_VDDR
AF34 DP_VDDR
AG34 DP_VDDR
AM37 DP_VDDR
AL38 DP_VDDR




+DPAB_VDD10 0.935V
1 RV48 2
0.0603 5%
PX@










CRT CONNECTOR



USE old footprint need update
C-H_13-12201503CP_15P-T




For CRT

For HDMI

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/11/02		Deciphered Date		2011/11/02		Title	
										CRT	
										LA-8711	
										Rev 0.1	
										Date: Sunday, November 27, 2011	
										Sheet 30 of 57	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

	BT on module Enable	BT on module Disable
BT_CTRL	HI	LO
BT_PWR#	LO	HI



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title MiniCard & WLAN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-8711	0.1
Date: Sunday, November 27, 2011				Sheet	31	of 57

LCD POWER CIRCUIT



LCD/LED PANEL Conn.

W=60mils




Pin connection diagram for the ST7200 module. The diagram shows a 35-pin connector on the left and a 35-pin header on the right. The header pins are numbered 1 to 35. The connections are as follows:

- Pin 1: +LCDVDD
- Pin 2: JLVD51
- Pin 3: 1
- Pin 4: 2
- Pin 5: 3
- Pin 6: 4
- Pin 7: 5
- Pin 8: 6
- Pin 9: 7
- Pin 10: 8
- Pin 11: 9
- Pin 12: 10
- Pin 13: 11
- Pin 14: 12
- Pin 15: 13
- Pin 16: 14
- Pin 17: 15
- Pin 18: 16
- Pin 19: 17
- Pin 20: 18
- Pin 21: 19
- Pin 22: 20
- Pin 23: 21
- Pin 24: 22
- Pin 25: 23
- Pin 26: 24
- Pin 27: 25
- Pin 28: 26
- Pin 29: 27
- Pin 30: 28
- Pin 31: 29
- Pin 32: 30
- Pin 33: 31
- Pin 34: 32
- Pin 35: 33


The module pins are labeled:

- 15 PCH_TXOUT0+
- 15 PCH_TXOUT0-
- 15 PCH_TXOUT1+
- 15 PCH_TXOUT1-
- 15 PCH_TXOUT2+
- 15 PCH_TXOUT2-
- 15 PCH_TXCLK+
- 15 PCH_TXCLK-
- USB20_N8_R
- USB20_P8_R
- DISPOFF#
- INTPWM
- INVPWR_B+
- +3V0
- D_MIC_CLK
- D_MIC_DATA
- GND
- STARC_111H30-00000-G4-R

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	LVDS Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				EA-8711			0.1
				Date:	Sunday, November 27, 2011	Sheet	32 of 57




SI# 7/19 port80 TX/RX change to WLAN CONN





SATA connector












100mils



SATA ODD Conn

Place components closely ODD CONN.
11/24 remove 22uF to sub board


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				mSATA Connector
Size	C	Document Number	LA-8711	Rev
Date: Sunday, November 27, 2011				Sheet 33 of 57






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN&CardReader Realtek RTL8411	
				Size	Document Number
				Date	Sunday, November 27, 2011
				Sheet	34 of 57

USB3.0



USB3.0 need support 2.5A
change USB PWR SW SA00003TV00
low active



11/21 change to OCTEK_USB-09AEAB




11/21 change to OCTEK_USB-09AEAB




USB2.0 charger


USB charger footprint need change to TPS2543




State	S0	S3, S4, S5
Mode	CDP	DCP
Control pin	CTL1 CTL2 CTL3 ILIM_SEL	CTL1 CTL2 CTL3 ILIM_SEL
	1 1 X 1	0 0 1 1




11/21 follow AMD change to 30 pin






PV# 9/13 change power rail from +3VALW->+3VALW_EC





FAN1 Conn




KSO17	C247	1	2	100P_0402_50V6J
KSO16	C251	1	2	100P_0402_50V6J
KSO15	C252	1	2	100P_0402_50V6J
KSO14	C227	1	2	100P_0402_50V6J
KSO13	C228	1	2	100P_0402_50V6J
KSO12	C229	1	2	100P_0402_50V6J
KSO11	C231	1	2	100P_0402_50V6J
KSO10	C232	1	2	100P_0402_50V6J
KSO9	C233	1	2	100P_0402_50V6J
KSO8	C234	1	2	100P_0402_50V6J
KSO7	C235	1	2	100P_0402_50V6J
KSO6	C236	1	2	100P_0402_50V6J
KSO5	C237	1	2	100P_0402_50V6J
KSO4	C238	1	2	100P_0402_50V6J
KSO3	C239	1	2	100P_0402_50V6J
KSO2	C240	1	2	100P_0402_50V6J
KSO1	C241	1	2	100P_0402_50V6J
KSO0	C250	1	2	100P_0402_50V6J

6/27 add 33 ohm and 22p by EMI request




36 TP_ON_OFF_LED# TP_ON OFF LED#




SI# 7/25 Change WLAN LED design

Keyboard backlight Conn






SI# 7/25 Add Q49B for K/B back light level shifter

TP/B TO M/B



SI# 7/25 remove the TP colay circuit R214, R215

11/18 for layout spacing: remove CD5/CD6/CD9




Security Classification	Compal Secret Data	Title	KB/TP/LED/FAN/Screw/Gsensor
Issued Date	2011/11/02	Deciphered Date	2011/11/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		Sheet	LA-8041P
		Date	Sunday, November 27, 2011
		Sheet	37 of 57

DVDD_IO should match
with HDA Bus level(optional for 3.3V signaling or 1.5V signaling)

Place AVDD ,PVDD,and DVDD capacitor close to Codec


Notes:

Keep PVDD supply and speaker traces routed on the DGND plane.
Keep away from AGND and other analog signals



PLACE CLOSE TO U1 PIN 13

If Sense_A total length is greater than
6 inches, change C12 to 0.1uF




11/21 RA10 change to 10K(un-used)

PLACE CLOSE TO U1 PIN 14


If Sense_B is un-used, then pull high
Sense_B to AVDD by 10Kohm resistor

HP Jack
Ext MIC


Internal SPKR
(front stereo speaker)



9/27 LDO TPS793475DBVR for audio power




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	Audio IDT 92HD91
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Date: Sunday, November 27, 2011	Sheet 38 of 57



2011.10.28 Change Sub-woofer Amp to TPA2011D1





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Rev 0.1	
				Date:	Sunday, November 27, 2011
				Sheet	39 of 57

Headphone Amp




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio SPK/HP Amplifier	
Size		Document Number		Rev	
Custom				0.1	
Date:		Sunday, November 27, 2011		Sheet	40 of 57

Front Class D internal Speaker Connector




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio SPK Conn/Jack/MIC		
				Size	Document Number	Rev
				Custom	LA-8711	0.1
Date:				Sunday, November 27, 2011	Sheet	41 of 57


Finger printer





ACCELEROMETER




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TCCG/BIOS ROM/PS2/LED/SW	
				Size	Document Number
				LA-8711	Rev 0.1
				Date	Rev
				Sunday, November 27, 2011	0.1
				Sheet	42 of 57




+3VALW TO +3VALW(PCH AUX Power)
Short J1 for PCH VCCSUS3.3




+3VALW TO +3VS



6/24 Q20 and Q21 to Q20 change to Dule mos package



6/24 Q19 and Q22 to Q19 change to Dule mos package



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2011/06/29		Deciphered Date		2011/06/29		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				
				DC Interface				
				Size	Document Number	Rev		
				Custom	LA-8041P	0.1		
Date:		Sunday, November 27, 2011		Sheet	43	of	57	

QC11 (LA-8551P Ver:0.1)

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_VCCP	+V1.05SP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+VCCP	+VCCP (1.05V) power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII (1.35V OR 1.5V)	ON	ON	OFF
+1.5VS	+1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+5VALW) to 1.8V switched power rail to PCH	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+LAN_IO	+3VALW to +LAN_IO power rail for LAN	ON	ON	ON*
+3V_PCH	+3VALW to +3V_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V_PCH	+5VALW to +5V_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	B+ to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
G-sensor	0101001b

PCH SM Bus address

Device	Address
DDR DIMM0	1010 0000b
DDR DIMM1	
Mini Card1	
Mini Card2	
TP module	

EC SM Bus2 address

Device	Address
PCH (Reserve)	1010 0110b

SMBUS Control Table

	SOURCE	BATT	WLAN MIINI1	mSATA MINI2	TP	SODIMM	EC_SMB_CK2 PCH_SMBDATA	PCH_SMBCLK PCH_SMBDATA	G-Sensor	GPU	AMP
EC_SMB_CK1 EC_SMB_DA1	KB930	V							V		
EC_SMB_CK2 EC_SMB_DA2	KB930							V		V	
PCH_SMBCLK PCH_SMBDATA	PCH		@		V	V					V
PCH_SMLCLK PCH_SMLDATA	PCH						V			V	

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	None	CLKOUTFLEX0	None
	CLKOUT_PCIE1	10/100/1G LAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	None	CLKOUTFLEX2	None
	CLKOUT_PCIE3	WLAN	CLKOUTFLEX3	None
	CLKOUT_PCIE4	CARD READER		
	CLKOUT_PCIE5	USB3.0 FL1009-2Q0		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		

Symbol Note :

: means Digital Ground



: means Analog Ground

CLKOUT	DESTINATION
PCI0	PCH_LPBACK
PCI1	PCI_LPC
PCI2	None
PCI3	None
PCI4	None

SATA	DESTINATION
SATA0	m-SATA,JMINI2
SATA1	m-SATA,JMINI1
SATA2	None
SATA3	None
SATA4	None
SATA5	None


Option	@	CONN@	USB3.0@
UMA	X	X	V



USB Port Table


USB 2.0	USB 1.1	Port	1 External USB Port
EHCI1	UHCI0	0	
		1	USB/B (Right Side)
		2	
	UHCI1	3	
		4	
		5	m-SATA
EHCI2	UHCI2	6	
		7	
		8	Camera
	UHCI4	9	Mini Card(WLAN)
		10	
		11	
	UHCI5	12	
		13	

USB 3.0	Port	1 External USB Port
	0	
	1	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/02	Deciphered Date	2011/11/02	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-8711
				Date: Sunday, November 27, 2011	Sheet 44 of 57








For KB930 --> Keep PU1 circuit
(Vth = 0.825V)

For KB9012 --> Remove PU1 circuit, but keep PR25
PH1, PR15, PQ3, PR17, PR18, PR16
VCIN0_PH-->NTC_V
VCIN1_PH-->Turbo_V

PH1 under CPU bottom side :
CPU thermal protection at 90 +3 degree C
Recovery at 56 +3 degree C


$R_{set} = 3 * R_{tmh}$
 $R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$
 $R_{tmh} \text{ at } 90C = 7.8K, R_{tml} \text{ at } 56C = 26.1K$
 $R_{set} = 3 * 7.8K = 23.4K \Rightarrow 23.7K$
 $R_{hyst} = (23.4K * 26.1K) / (3 * 26.1K - 23.4K) = 11.12K \Rightarrow 11.3K$



Active point = 71.52W
Recovery point = 62.62W

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title	PWR- BATTERY CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA8711P
				Date: Sunday, November 27, 2011	Rev 0.1
				Sheet 47 of 57	

for reverse input protection



2011/03/18
delete VIN voltage
detecting circuit

For KB930 --> Keep PR116

Vin Detector



	Min.	Typ	Max.
H-->L		17.33V	
L-->H		16.98V	

ILIM and external DPM
4.36A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title	PWR- CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Rev
				Sunday, November 27, 2011	0.1
				Sheet	48 of 57


B+ **B++** **For RF request**

Ipeak=5A
Imax=3.5A
F=500K
Rtrip=57.6K, OCP=18A
Total Capacitor 1050uF,




Ipeak=10A
Imax=7.5A
F=400K
Rtrip=57.6K, OCP=18A
Total Capacitor 1050uF,

+5VALWP **+5VALW** (UMA 10A,400mils ,Via NO.= 20)
+3VALWP **+3VALW** (5A,200mils ,Via NO.= 10)



For KB930 --> Keep PD301, PR317, PR319

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- 3VALWP/5VALWP			
				Size	Document Number	Rev	
				Custor	LA8711P	0.1	
Date:		Sunday, November 27, 2011		Sheet	49 of 57		




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Title	PWR-1.05VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA8711P
				Date: Sunday, November 27, 2011	Rev 0.1
				Sheet 50 of 57	

I_{peak}=7.5A
I_{max}=5.25A
F=300K


Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off



0.75Volt +/- 5%
TDC 0.525A
Peak Current 0.75A
OCP Current 0.9A



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.5VP / +0.75VSP	
Size	Document Number	Rev		0.01	
Custom	LA-8712P				
Date:	Sunday, November 27, 2011	Sheet	51	of	57



Security Classification	Compal Secret Data			Title	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE INFORMATION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev	0.1
Compal Electronics, Inc.				Date	Sunday, November 27, 2011
				Sheet	52 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/16	Deciphered Date	2012/08/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VPCIE/0.935V	
Size	Document Number	Rev			0.2
Date:	Sunday, November 27, 2011	Sheet	53	of	57


2-ph: PR172=20.5K Vboot=0V, Iccmax=54A
 2-ph: PR172=169K Vboot=1.1V, Iccmax=54A

2-ph: PR178=1.47K for -70A OCP

+CPU_CORE
 Iccp=72A, IccMAX=53A
 Load line=1.9mohm
 DCR=1.1mohm

+GFX_CORE
 Iccp=40A, IccMAX=24A
 Load line=3.9mohm
 DCR=1.1mohm


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/01/25		Deciphered Date		2009/04/28		Title			
								CPU_CORE/VGFX_CORE			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
Size Custom		Document Number QAZ20								Rev 0.3	
Date:		Sunday, November 27, 2011				Sheet		55 of 57			



Ipeak=59A
Imax=45.7A
F=300kHz
Total capacitor
1460u
ESR=1.8m ohm


PR931	PR932	LL
0	0	X
0	0	V

+CPU_CORE




+CPU_CORE

+VGFX_CORE



Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/09/15	Deciphered Date	2012/12/31	Title	PWR - PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Sunday, November 27, 2011
				Sheet	57 of 57
				Rev	0.1