


LC2A Schematic

Pentium-M
945GM+ICH7

DATE: Sept. 10th Revision: 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title SCHEMATIC, M/B LA-3051P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401397
				Date	Rev
				星期日, 十月 06, 2005	A
				Sheet	1 of 45

BLOCK DIAGRAM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3051P	
Size		Document Number		Rev A	
Date		401397		Sheet 3 of 45	
Date		2005/09/10		Sheet 3 of 45	

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VCCP	1.05V switched power rail for CPU AGTL Bus	ON	OFF	OFF
+1.8VS	1.8VS switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail	ON	ON	OFF
+0.9VS	0.9V power rail	ON	OFF	OFF
+3.3V	3.3V switched power rail	ON	ON	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5V	5V always on power rail	ON	ON	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus(R5C842)	AD20	2	PIRQE/PIRQF/PIRQG/PIRQH
Mini-PCI(WLAN)	AD18	3	PIRQG/PIRQH

EC SM Bus1 address

Device	Address
Main Battery	0001 011X b
EEPROM(24C16/02)	1010 000X b
ADM1032	1001 110X b

EC SM Bus2 address

Device	Address
KXP84-0200	0011 000X b
Second Battery	
LM75CIMMX-5	

ICH7 SM Bus address

Device	Address
Clock Generator (ICS954325AKLFT)	1101 001Xb
DDR DIMM0	1010 000Xb
DDR DIMM1	1010 001Xb

Dip SW function

KBSEL0/1#	11:JP K/B	01:US K/B	10:UK K/B	00: Reserve
PASSWORD#	0:Override	1:Avaliable		
FINGERPRINT#	0:Existence	1:Non-Existence		

Function Table


Function	Japan		HK/CHINA	Comment
	Commercial	Consumer		
		LaVie NEC Direct(Internet Retailing)		
TV-OUT	Yes	<—	<—	
Bluetooth	No	Yes	<—	Need BT0
PWR_LED (Odekake)	No	<—	<—	Not need Odekake
S/W	I/II Key	<—	<—	all same
4 in 1 Card Adapter	No	Yes	<—	
Finger Print	Yes (BT0)	No	Yes (BT0)	No Need BT0
TPM	Yes	No	<—	<— Need BT0
W-LAN	JP	JP	JP	Oversea


Chip Reversion



Chip \ Phase	ES Phase	PP Phase	MP1 Phae	IRT
945GM	A2			
ICH7	B0			
CLK Gen	A			
KB910L	A1			
ALC262	A2			
BCM5751	C1			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title	SCHEMATIC, M/B LA-3051P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401397	
				Rev	A
Date: 星期四, 十月 06, 2005		Sheet 4 of 45			

LC2a Power block









CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
133	0	0	1
166	0	1	1


Length match within 25 mils
The trace width 18 mils space
7 mils





Resistor placed within
0.5" of CPU pin. Trace
should be at least 25
mils away from any
other toggling signal.





YONAH
POWER, GROUND, RESERVED SIGNALS AND NC











ESR <= 1.5m ohm
Capacitor > 1980uF







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3051P	
Size	Document Number	401397		Rev	A
Date	星期四, 十月 06, 2005	Sheet	10 of 45		






Strap Pin Table

CFG[3:17] have internal pull up


CFG[19:18] have internal pull down


CFG[2:0]	011 = 667MT/s FSB 001 = 533MT/s FSB
CFG5	0 = DMI x 2 1 = DMI x 4 (Default)
CFG7	0 = Reserved 1 = Mobile Yonah CPU* (Default)
CFG9	0 = Lane Reversal Enable 1 = Normal Operation (Default)*
CFG6	0 = Reserved 1 = Calistoga *
PSB 4X CLK Enable	
CFG[13:12]	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation* (Default)
CFG16	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled* (Default)
CFG10 CFG18	10 = 1.05V* (Default) 01 = 1.5V
CFG19	0 = Normal Operation* (Default) 1 = DMI Lane Reversal Enable
SDVO_CTRLDATA	0 = No SDVO Device Present* (Default) 1 = SDVO Device Present
CFG20 (PCIE/SDVO select)	0 = Only PCIE or SpVO is operational.* (Default) 1 = PCIE/SDVO are operating simu.






Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-3051P		
Issued Date	2005/09/10	Deciphered Date	2006/06/23			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	REV A
					401397	
				Date:	星期日, 十月 06, 2005	








Layout Note:
Place near JP42










Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS









Layout Note:
Place these resistor closely JP42, all trace length Max=1.5"









Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2005/09/10	Deciphered Date	2006/06/23		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3051P			
				Size	Document Number		Rev
				401397			A
				Date:	星期四, 10月 06, 2005		Sheet








Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-3051P	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401397
				Date:	星期四, 十月 06, 2005
				Sheet	21 of 45


**HDD CONNECTOR**



BAY TYPE- 0:Storage Device
1:2nd BATT or No pack



MODE	BAY_ID3/2/1	
Not Used	000	
CD-ROM	001	IDE
CD-RW	010	IDE
Combo	011	IDE
DVD-ROM	100	IDE
DVD-RAM	101	IDE
2nd HDD	110	IDE
Reserved	111	IDE




Security Classification		Compal Secret Data		Title	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	SCHEMATIC, M/B LA-3051P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	A
				401397	
Date:		星期四, 十月 06, 2005		Sheet	24 of 45









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title	SCHEMATIC, M/B LA-3051P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401397	Rev A
Date: 星期四, 十月 06, 2005		Sheet 27 of 45			







- | | | | | | |
|---|------------|--------------------|------------|---|-----------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc.
SCHEMATIC, M/B LA-3051P | |
| Issued Date | 2005/09/10 | Deciphered Date | 2006/06/23 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | | 401397 |
| | | | | Rev A | |
| Date: 星期四, 10月 06, 2005 | | | | Sheet | 29 of 45 |




1MB Flash ROM







+3VALW TO +3VS









+3VALW TO +3V



+5VALW TO +5VS



+5VALW TO +5V



For CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2005/09/10		Deciphered Date		2006/06/23				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			SCHEMATIC, M/B LA-3051P			
				Size		Document Number			Rev A	
						401397				
				Date:		星期四, 十月 06, 2005			Sheet 34 of 45	

2



Case 1: ACIN pre-chg threshold.

Low > High:	13.393V
High > Low:	11.980V


```
Case 2: BATT pre-chg threshold.
Low > High: 7.547V
High > Low: 6.134V
```



3	2
---	---

	1
--	---

PH1 under CPU botten side :
CPU thermal protection at 86 +-3 degree C
Recovery at 51 +-3 degree C



Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2005/06/23	Deciphered Date	2006/06/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC, M/B LA-3051P		
					Size	Document Number	Rev
					Custom	401397	A
					Date:	2005.10.06	Sheet 36 of 45

Battery Selector

- 1.BAT+
- 2.ID
- 3.B/I
- 4.TS
- 5.SMD
- 6.SMC
- 7.GND

- 1.BAT+
- 2.ID
- 3.B/I
- 4.TS
- 5.SMD
- 6.SMC
- 7.GND

Turn-On Delay
 $\Delta t = (10K + 3K + 100K) * (100pF + 50pF)$
 $\Delta t \approx 4\mu s$
 Turn-Off < 2uS.

2nd B Battery Detector
 High: 8.117V
 Low : 7.36V

Main A Battery Detector
 High: 8.117V
 Low : 7.36V


A/B#USE
 High: Main Battery (A)
 Low : Second Battery (B)

S0	S1	nC0	nC1	nC2	nC3	nOE	nY
X	X	X	X	X	X	H	Z
L	L	L	X	X	X	L	L
H	L	H	X	X	X	L	H
H	L	X	H	X	X	L	L
L	H	X	X	L	X	L	L
L	H	X	X	H	X	L	L
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	L

TRICKLE EC Override time:
 $\Delta t = 3 * (R-C) \text{ charging time}$
 $\Delta t = 3 * (1K * 1000pF)$
 $\Delta t \approx 3\mu s$

When in Trickle charge, battery is selected by EC "A/B#USE" pin

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/23	Deciphered Date	2006/06/23	SCHEMATIC, M/B LA-3051P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev A
				401397	
				Date: 2005.10.06	Sheet 37 of 45



I_{adp}=0~4A

IREF=1.0288*I_{charge}
IREF=0.6V~3.21V

C_{iss} <= 50pF.
Turn-On <= 130nS.
(PR3 (10K) + PR45 (3K) to 100pF)

OVP voltage : LI
3S2P : 13.5V--> BATT_OVP= 1.5V
(BAT_OVP=0.1112 *BATT+)

CC=0.6~3.3A
CV=12.6V(6 CELLS LI-ION)


V_{adp}=15V

I limit: 4.61A


D.A.C.A. (C.P.) on 75W adaptor: Take PR47= 10K
4.65A*0.015*20 = 5*PR47/(PR47+PR48)<= PR48<=26.1K


Fast charge current <= 3.3A,
3.3A*0.02*20/[(3.21V- 3.3A*0.02*20)/PR46] <= PR50
PR46 <= 143K

Trickle charge current <= 0.6A,
0.6A*0.02*20/[(0.6V- 0.6A*0.02*20)/PR46] <= PR50
PR46 <= 143K




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/23	Deciphered Date	2006/06/23	Title	SCHEMATIC, M/B LA-3051P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number 401397
				Date: 星期日, 10月 07, 2006	Sheet 38 of 45





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/06/23	Deciphered Date	2006/06/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3051P	
Size	Custom	Document Number	401397	Rev	A
Date:	2005年10月07日	Sheet	42 of 45		



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/09/10	Deciphered Date	2006/06/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-3051P		
				Size	Document Number	Rev A
					401397	
				Date:	星期五, 十月 07, 2005	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	18	TV-OUT/LVDS/CRT	Aug. 1st	NEC	For EMI	Add D1, D2 for CRTHSYNC# & CRTVHSYNC#	0.1
2	33	BIOS/EE-Prom/TP/KB/SW	Aug. 2nd	NEC	For GALAN & CALEXICO LAN LED control	Add U33, U34, R519-524 for the LAN LED control circuit	0.1
3	9	Calistoga(1/6)-GTL/DMI/DDR	Aug. 8	INTEL	To enable faster C4 exit	Add R526 to connect PM_EXTTS1# of the GMCH and DPRSLPVR of the ICH	0.1
4	21	ICH7M(3/4)USB,GPIO,PCIE	Aug. 8	INTEL	Define GPIO STATE	Add R527-R529 PULL-HIGH	0.1
5	32	ENE-KB910L/TPM	Aug. 8	INTEL	No connect clk of debug tool	Add R530 connect to U13 pin22	0.1
6	25	BCM5751-GLAN	Aug. 8	INTEL	No connect reset signal of LAN chip	Connect to PLT_RST of ICH7	0.1
7	25	BCM5751-GLAN	Aug. 8	NEC	Change the pull high resistance	Change R7 & R8 from 1K to 4.7K	0.1
8	17	ClockGen	Aug. 11	COMPAL	ICS_CLK GEN BUG, need FSC pull down	R105 change to 0 ohm and remove R99	0.1
9	33	BIOS/EE-Prom/TP/KB/SW	Sep. 8	COMPAL	Fix the GOLAN LED incorrect light	Del U33, Add Q45,R532, change R523.1 to WL_OFF#	0.2
10	30	HD Audio Codec_ALC262	Sep. 10	NEC	Using ALC262 GPIO2 (pin2) control amplifier status	Del R199, GPIO2 Add R533,R379 and connect to EAPD	0.2
11	24	USB/BlueTooth/FP	Sep. 10	COMPAL	Change USB diode to low capacitor diode	Change D3,D14,D21,D22 to NUP4301MR6T1	0.2
12	18	TV-OUT/LVDS/CRT	Sep. 10	COMPAL	Change DISPOFF# control from EC to VBIOS	Add U33(And gate)	0.2
13	6	Yonah(1/2)-GTL/ITP-XDP	Sep. 10	EC	For EC SM bus blance	Change Thermal Sensor for SM bus2 to SM bus1	0.2
14	21	ICH7M(3/4)USB,GPIO,PCIE	Sep. 10	EC	For S4 needed	Add U36 with S5	0.2
15	24	USB/BlueTooth/FP	Sep. 14	NEC	security issue	Change :USB port0: Fingerprint & USB port6: Bluetooth	0.2
16	33	BIOS/EE-Prom/TP/KB/SW	Sep. 14	NEC	Modify the define LED to GOLAN	Take off R520,R521, mount R523,R524	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
SCHEMATIC, M/B LA-3051P			
Title			
Size	Document Number	Rev	
	401397	A	
Date:	星期日, 十月 07, 2005	Sheet	44 of 45

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	42	PWR-CPU_CORE	Aug. 2	NEC	For protection	Add Fuse at CPU B+	0.1
2	35	PWR-DCIN/Precharge	Aug. 29	Compal	For VIN dector design issue at LC2	Change PC121 to 2200P and PR141 to 56K.	0.2
2	38	PWR-CHARGER	Sep. 16	Compal	Change adapter from 60W to 75W and modify the CP to 4.61A	Change PR48 to 26.1K	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
SCHEMATIC, M/B LA-3051P		
Size	Document Number	Rev
	401397	A
Date:	星期五, 十月 07, 2005	Sheet 45 of 45