

Compal Confidential

VALGC_GD M/B Schematics Document


AMD Fs1r2 Richland Processor with DDRIII + Bolton-M3 FCH
AMD Mars XT M2

LA-A091P

2013-04-16

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number VALGD MB L	Rev 0.1
				Date Friday, April 12, 2013	Sheet 1 of 57



Sub-borad

15"

14"



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/11/13		Deciphered Date		2013/11/12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								MB Block Diagram			
								Doc Number		Rev	
								VALGD MB L		0.1	
								Date: Friday, April 12, 2013		Sheet 2 of 57	

Voltage Rails				
State	power plane	+B	+5VALW +3VALW +1.1VALW	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +APU_CORE +APU_CORE_NB +VGA_CORE +3.3VGS +1.8VGS +1.5VGS +0.95VGS
				+1.5V +1.5V_APU
S0		O	O	O
S3		O	O	O
S5 S4/AC		O	O	X
S5 S4/ Battery only		O	X	X
S5 S4/AC & Battery don't exist		X	X	X

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	FCH	APU	RTD2132
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	X	V +3VALW	X	X	X	X	X	X	X
SMB_EC_CK2_SUS SMB_EC_DA2_SUS	KB9012 +3VALW	X	X	X	X	X	X	X	V +1.5V	X
FCH_SCLK0 FCH_SDATA0	FCH +3VS	X	X	X	V +3VS	V +3VS	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VS (LV shifter)	V	X	X	X	X	V	X	X	V

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor	1001_101xb
SB-TS((default)	1001_100xb
VGA(int. thermal)	1000_001xb
RTD2132S	1010_1000b
VGA(ext. thermal)	0100_1101b

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE	SIGNAL		SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON			HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)			HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)			HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)			LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)			LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	
1	
2	0.2
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

ID	BRD ID	Ra	Rb	Vab
0	R10 MP	x	0	0V
1	R03 PVT	100K	8.2K	0.25V
2	R02 DVT	100K	18K	0.5V
3	R01 EVT	100K	33K	0.82V

Ra = R310
Rb = R311

USB Port Table

USB 2.0	USB 3.0	Port	4 External USB Port
		0	USB Port 2.0 (Right Side)
		1	
		2	Mini Card(WLAN)
		3	Camera /
		4	Touch Screen
		5	
		6	Card Reader
		7	
		8	
XHCT		9	
		0 10	USB 2.0 Port (Left Side)
		1 11	USB 2.0 Port (Left Side)
		2 12	
		3 13	

USB OC MAPPING

OC#	USB Port	
0	USB20 port10,port11	USB30 port0,port1
1	USB20 port0	
2		
3		

APU PCIE PORT LIST

Port	Device
1	LAN
2	WLAN
3	
4	

FCH PCIE PORT LIST

Port	Device
1	
2	
3	
4	

BOM Structure Table

BOM Structure	BTO Item
PX@	VGA circuit
14@	For 14"
15@	For 15"
45@	HDMI LOGO
CMOS@	CMOS Camera part
8162@	AR8162 LAN part
8172@	AR8172 LAN part
CMOS@	For CMOS circuit
TS@	For Touch Screen circuit
X76@	X76 Level part for VRAM
GCLK@	Ues GCLK circuit
NOGCLK@	No use GCLK circuit
GCLK302@	302 part for DIS
GCLK238@	238 part for UMA
LVDS@	LVDS circuit
PXNOGCLK@	No use GCLK circuit in GPU
LDO@	LDO mode for LAN
SWR@	SWR mode for LAN
DEBUG@	For debug
ME@	ME part
MIC@	MIC part
885N@	Unpop in KBC page
JUMP@	JUMP
TEST POINT@	TSET POINT
SHORT PAD@	SHORT PAD
EMI@	EMI part
@ESD@	Reserve for ESD
@EMI@	Reserve for EMI
@	Unpop
MARS@	VRAM CHB parts for MARS
2132S@	Panel PWM part for RTD2132S
2132R@	Panel PWM part for RTD2132R
ShareROM@	Reserve for ShareROM
Strap@	Reserve for Strap pin

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2012/11/13		Deciphered Date		2013/11/12		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Notes List					
								Document Number		VALGD MB L		Rev	
								Custom				0.1	
								Date:		Friday, April 12, 2013		Sheet 3 of 57	

X76@ Mars XT VRAM STRAP

X76@

	Vendor UV5, UV6, UV7, UV8, UV9, UV10, UV11, UV12	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV20	R_pd RV27
MS2G	Samsung 2048Mbits SA000068000 128Mx16 K4W2G1646E-BC1A FBGA	0	0	0	NC	4.75K
MM2G	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:k	0	0	1	8.45K	2K
MH2G	Hynix 2048Mbits SA000065300 128Mx16 H5TQ2G63DFR-NOC FBGA	0	1	0	4.53K	2K

X76@ Sun PRO VRAM STRAP

X76@

	Vendor UV9, UV10, UV11, UV12	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV20	R_pd RV27
SS2G	Samsung 2048Mbits SA000068000 256Mx16 K4W2G1646E-BC11 FBGA	0	0	0	NC	4.75K
SM2G	Micron 2048Mbits SA000067500 256Mx16 MT41K256M16HA-107G	0	0	1	8.45K	2K
SS1G	Samsung 1024Mbits SA000068000 128Mx16 K4W2G1646E-BC1A FBGA	0	1	1	6.98K	4.99K
SM1G	Micron 1024Mbits SA000067500 128Mx16 MT41J128M16JT-093G:k	1	1	0	3.4K	10K
SH1G	Hynix 1024Mbits SA000065300 128Mx16 H5TQ2G63DFR-NOC FBGA	1	1	1	4.75K	NC

Power-Up/Down Sequence

"Mars" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.
- The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

VDDR3(+3VGS)

PCIE_VDDC(+0.95VGS)

VDDR1(+1.5VGS)

VDDC/VDDCI(+VGA_CORE)

VDD_CT(+1.8VGS)


PERSTb

REFCLK

Straps Reset



Straps Valid

Global ASIC Reset





T4+16clock

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	VGA Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VALGD MB L	0.1
				Date	Friday, April 12, 2013
				Sheet	4 of 57



Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2012/11/13		Deciphered Date		2013/11/12		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FS1r2 PCIe/UMI				
								Document Number		VALGD MB L		Rev 0.1
								Date: Friday, April 12, 2013		Sheet 5 of 57		



+MEM_VREF

+1.5V_APU


1 R3

2 M_ZVDDIO


39.2 0402_1%

15mil Place them close to APU within 1"

EVENT# pull high








0.75V reference voltage




Security Classification	Compal Secret Data		Title	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRM OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.1
Compal Electronics, Inc.				Rev
FS1r2 DDRIII Memory I/F				0.1
VALGD MB L				0.1
Date: Friday, April 12, 2013				Sheet 6 of 57

Power Name	Consumption
VDD +APU_CORE	60A
VDDNB +APU_CORE_NB	29A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.5A






Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/11/13		Deciphered Date		2013/11/12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DDR3 SO-DIMM 1			
								Document Number		Rev	
								VALGD MB L		0.1	
								Date: Friday, April 12, 2013		Sheet 9 of 57	



Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	FCH PCIE/CLK/PCI/LPC/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VALGD MB L	0.1
				Date: Friday, April 12, 2013	Sheet 11 of 57


4MB SPI ROM

Share with EC
need pop R245



Co-lay EC share ROM

Max = 800 mils






	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

The schematic diagram illustrates the address decoder circuit. It consists of five 2-to-1 multiplexers (Mux0 to Mux4) and five 256Kbit SRAMs (R195 to R199). The multiplexers are configured to select between address lines PCI_AD23 and PCI_AD27. The selected lines are connected to the address inputs of the SRAMs via 2.2K 0402 5% resistors. The SRAMs are also connected to a common ground through a 2.2K 0402 5% resistor (R195).




LVDS Interface







Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/11/13				Deciphered Date			
								2013/11/12			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				ATI MarsXTX_M2_PCIE/LVDS			
				Date				Friday, April 12, 2013			
				Rev				0.1			
				Sheet				16 of 57			

SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1




#9/11 need to confirm w/ Power team



#9/11 need to confirm w/ Power team

+1.8VS to +1.8VGS

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	ATI MarsXT M2 BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT OF ELECTRONICS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN SHEET NO. INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Valg	VALGD MB L
				Date	Tuesday, April 16, 2013 18:05
				Page	18 of 57



SIT :220U 4V Y D2 ESR15M = SGA00000Y80

For GDDR5, MVDDQ = 1.5V


(VDDR1:1.5V@3A,GDDR5:1125MHz)

VDDR1	MarsCRB	Design
0.01u	5	0
0.1u	5	5
1u	0	5
2.2u	5	0
10u	3	5
220u	0	1

VDD_CT	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	3
10u	1	1




VDDR3	MarsCRB	Design
120ohm	1	0
0.1u	1	0
1u	2	3
10u	0	1

VDDR4	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
10u	1	0



3/1 SIT downsize to 0402, BLM15AX221SN1D (Murata)







Route as differential pair




PCIE_VDDR	MarsCRB	Design
0.1u	0	2
1u	2	3
10u	1	1

PCIE_VDDC	MarsCRB	Design
1u	7	5
10u	2	1

VGA_CORE Cap in power side sheet





Ball to RV57 < 1"
 CV100 to RV57 < 200 mil
 CV100 to RV53 < 1"




DRAM_RST# is a daisy-chain net that connects to all VRAM

This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.
 Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI MarsXT M2 MEM IF
Size C	Document Number	VALGD MB L		Rev 0.1
Date:	Friday, April 12, 2013	Sheet	21	of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/11/13	Deciphered Date		2013/11/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				ATI Whistler M2 VRAM B1	
				Size C	Document Number VALGD MB L
Date:		Friday, April 12, 2013		Sheet	23 of 57





SIT: Placed close to the UV10

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	ATI Whistler M2 VRAM A0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number VALGD MB L
				Date:	Friday, April 12, 2013
				Sheet	24 of 57


<21> MDB[32..63]

<21,24> MAB[15..0]







Close to Pin3




Close to Pin18



Close to Pin18




Close to Pin13






Close to Pin27


Close to Pin7






Reserved for EC programming ROM
Need EC confirm



Vendor advise reserve



Panel PWM



Vendor advise reserve


0:RevE W/O EEPROM

3/1: SIT


Config.	SDA/Pin#30	SCL/Pin#31	Function
0	0	0	Reserved
0	1	1	Internal mode 2132s
1	0	0	EP mode 2132s
1	1	1	Reserved

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	LVDS Translator - RTD2132S	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1	Rev
				Date	Friday, April 12, 2013	Sheet 26 of 57



LCD POWER CIRCUIT




CMOS Camera





VGA LCD/PANEL BD. Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				VALGD MB L	
Date: Friday, April 12, 2013				Sheet 27	of 57




TEST POINT@ PAD T66



Security Classification		Compal Secret Data		Title	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VALGD MB L	0.1
				Date: Friday, April 12, 2013	Sheet 28 of 57



Mini-Express Card for WLAN/WiMAX(Half)




Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					VALGD MB L
				Date:	Friday, April 12, 2013
				Sheet	30 of 57
				Rev	0.1

DL1
1'S PN:SC300001G00
2'S PN:SC300002E00



Place Close to TL1



Reserve gas tube for EMI go rural solution





Place Close to TL1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	LAN_Transformer
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Friday, April 12, 2013
				Sheet	32 of 57

2 Channel



Security Classification		Compal Secret Data		Compal Electronics, Inc. Fintek-Thermal IC/FAN/screw	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev 0.1
				Custom VALGD MB L	
				Date: Friday, April 12, 2013	Sheet 33 of 57


SATA HDD Conn.




SIT: 3/1 Change footprint of JHDD1 from SANTA_191501-1_22P to LCN_ASF98-2231S10-0002_22P (DC010005W00 to DC010009C00)

ODD Power Control

Per-MP: 4/3 un-pop ODD power control circuits




FOR 15" SATA ODD FFC Conn.




Co-lay

FOR 14" SATA ODD Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/BT Connector		
				Size	Document Number	Rev
				Custom	VALGD MB L	0.1
Date: Friday, April 12, 2013				Sheet 34 of 57		

An integrated 3.3 V to 1.8V Low-dropout voltage regulator (LDO).




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> CX20757-11Z Codec	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Cusum VALGD MB L	0.1
Date: Friday, April 12, 2013				Sheet	35 of 57




ID	BRD ID	Ra	Rb	Vab
0	R10 MP	x	0	0V
1	R03 PVT	100K	8.2K	0.25V
2	R02 DVT	100K	18K	0.5V
3	R01 EVT	100K	33K	0.82V


For EC Debug



PWR Button




Key Board Conn.





IO/B Conn.


Ext. USB2.0




TP Switch & TP Conn.




LED




LED/B Conn.



PWR/B Conn.



Lid SW(For 14")



For UMA

U71 GCLK238@

P/N: SA00005D000

SLG3NB244VTR_TQFN16_2X3

Every power trace need:
W=20mils

For GreenCLK generate CLK:


Mount: All parts in this page except
Swing Level RES (Marked "**")

NA: PD108,

Y1,R98,C180,C181,

Y2,R169,C196,C197,

Y6,C968,C969



For EMI

Typical CLK_32K_FCH trace <= 6"
Max. length <= 24"


FCH_32.768K
dGPU
LAN
FCH_25M

Close to GCLK

Typical CLK_25M_FCH trace <= 8"
Typical CLK_25M_LAN trace <= 8"
Max. length <= 12"

P/N: SA00006D500

Reserved for Swing Level adjustment
(Close GCLK side)







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GCLK		
				Size B	Document Number	Rev 0.1
				VALGD MB L		
Date:		Friday, April 12, 2013		Sheet	38 of 57	

Touch Screen




USB3.0


**Left Ext.USB Conn. 1****Left Ext.USB Conn. 2**

Security Classification		Compul Secret Data		Title	
Issued Date	2012/11/13	Deciphered Date	2013/11/12	Compul Electronics, Inc. USB3.0/Left USB Ports	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPUL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Document Name VALGD MB L	
Rev	0.1	Date 2013-01-01			




+5VALW to +5VS combine with +3VALW to +3VS



+1.1VALW TO +1.1VS (5.15A)




+1.5V to +1.5VS





Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/11/13		Deciphered Date		2013/11/12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DC Interface			
								Document Number		Rev	
								VALGD MB L		0.1	
								Date:		Friday, April 12, 2013	
								Sheet		40 of 57	

ADP_ID		
AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	PWR DCIN / RTC Battery	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VALGD MB L	0.1
Date: Friday, April 12, 2013		Sheet 41 of 62			






Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date		2011/06/15	Deciphered Date		2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXERCISED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3VALWP/5VALWP		
				Document Number		Rev
				VALGD MB L		0.1
C			D			Date: Friday, April 12, 2013
					E	Sheet 44 of 62


STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off
Note: S3 - sleep ; S5 - power off					





Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	+1.5VPP/+1.8VSP Docuement Number VALGD MB L	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date Friday, April 12, 2013 Sheet 45 of 62	




Security Classification	Compal Secret Data			Title		
Issued Date	2011/10/12	Deciphered Date	2013/10/12	PWR +1.1VALWP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	VALGD MB L	0.4
				Date:	Friday, April 12, 2013	Sheet 46 of 51






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	VALGD MB L
				Rev	0.3
				Date	Friday, April 12, 2013
				Sheet	48 of 2


+APU_CORE




+APU_CORE Local




+APU_CORE_NB



+APU_CORE_NB Local



	330uF/9m	22uF/0805	0.22uF/0402	10uF/0603	0.01uF/0402	180pF/0402
APU_CORE	4	10	2		3	2
APU_CORE_NB	2	2	2	1		3



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/30	Deciphered Date	2012/12/31	VGA_COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date	Friday, April 12, 2013
				Sheet	50 of 59

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P41	P41-PWR-DCIN / RTC Battery	12/11	PWR	add smart Adapter function	ADD PQ208,PQ102,PR111,PR225,PR228,PR227;Del PR973,PR974,PR972,PR975	
2	P42	P42-PWR-BATTERY CONN/OTP	12/11	PWR	add smart Adapter function	change PQ206,PR110,PR222,PR221,PCI09 part number	
3	P51	P51-PWR--+0.95VSP	12/11	PWR	modify 1.5V output level	modify PR701&PR702 to 59K&100K	
4	P50	P50-PWR--VGA_CORE	PWR	PWR	EMI rule	Add PC802 CAP	
5	P50	P50-PWR--VGA_CORE	01/08	PWR	vender FAE request	change VGA enable pin from SUSP# to EC_VGA_EN	
6	P45	P45-PWR--+1.5VP/+1.8VSP	01/08	PWR	0.75V can't power on	change 0.75V enable pin from SUSP to SUSP#	
7	P42	P42-PWR-BATTERY CONN/OTP	01/08	PWR	modify smart Adapter schematic	modify smart Adapter schematic	
8	P44	P44-PWR-3VALWP/5VALWP	02/23	PWR	Add RC delay for 3V power sequence	Add RC delay for 3V power sequence	
9	P48	P48-PWR-CPU_CORE/CPU_CORE_NB	02/23	PWR	modify over temperature setting	modify over temperature setting	
10	P42	P42-PWR-BATTERY CONN/OTP	02/23	PWR	Units will shut down on Optimized Battery Health mode when plug out battery	modify battery health mode schematic	
11	P45	P45-PWR--+1.5VP/+1.8VSP	02/23	PWR	VRAM transient fail	Add remote sense schematic	
12	P50	P50-PWR--VGA_CORE	02/23	PWR	AMD change VBOOT SPEC	change Mars XT VBOOT from 1.1V to 0.85V change Sun pro VBOOT from 1.1V to 0.9V	
13	P41,42,48,50	P41,42,48,50	01/10	PWR	Add bead for cost down plan	Add bead for cost down plan	

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37		1114		1.SW3 add DEBUG8 2.add J13		
2	38		1114		1.change netname form +3VS_VGA to +3VGS 2.change netname form +V1.05S_VCCP to +3VALW 3.remove RG10 4.change U71 P/N form SA000063300 to SA000060500 for DIS,.change U71 P/N form SA000057100 to SA00005D000 for UMA		
3	36		1114		1.VR_ON reserve PD 10K		
4	17		1114A		1.remove RV16,RV17		
5	27		1114A		1.reserve RV687,RV92		
6	12,30		1115		1.change netname from PCH_BT_ON# to BT_ON# 2.change netname from PCH_WL_OFF# to WL_OFF#		
7	40		1115		1.change 1.1VALW to 1.1VS circuit follow QAWYA 2. remove R1138,Q158,R1140(include discharge of 1.2VS and 2.5VS) 3.change SUSP reverse circuit follow QAWYA 4.change SYSON reverse circuit follow QAWYA 5.remove VLDI_TEN reverse circuit 6.add +1.5V to +1.5VS follow QAWYA		
8	13		1116		1.change netname from LAN_CLKREQ# to CLKREQ_LAN#		
9	13		1116A		1.change netname from WLAN_CLKREQ# to CLKREQ_WLAN#		
10	13,27,30,37		1116B		1.CMOS change port from port1 to port3 2.WLAN change port form port7 to port2 3.USB(B)change port form port8 to port0		
11	35		1119C		1.change netname from +3V_PCH to +3VALW		
12	11		1119D		1.remove R84		
13	7		1119D		1.change net name from APU_VDD_RUN_FB_L toAPU_VDD_SEN_L 2.change net name from APU_VDD_SEN to APU_VDD_SEN_H 3. change net name from APU_VDDCNB_SEN to APU_VDDCNB_SEN_H		
14	20		1119D		1.change net name from VCCSENSE_VGA to VGA_CORE_SEN 2.change net name from VSSSENSE_VGA to VGA_VSS_SEN		
15	36		1119D		1.remove EC_VGA_EN 2.remove VGA_AC_DET		
16	34		1120A		1.reserve Q96,R711		
17	7		1120C		1.remove C159,C161,C210,C164 2.change net name from LVDS_A1 to DP0_TXP1_C 3.change net name from LVDS_A1# to DP0_TXN1_C		
18	26		1120C		1.add RP26,R241,R242		
19	26		1121C		1.remove R301,R302,R826,C422,U11		
20	27		1121C		1.remove R687		
21	19		1122		1.remove CV54,CV55,CV56,CV57,CV58,CV59		
22	20		1122		1.remove CV96,CV97		
23	36		1122A		1.remove C431,R305,C438,C439		
24	7,26,36		1123A		1.remove C113,C115,RP26,R239~242 for eDP circuit 2.add R826 3.add "ENBK1"signal 4. change EC GPIO(VGATE and EC_TS_ON)		
25	17,33,39		1126A		1. Change C736 from SGA00003000 to SE00000780 2. Remove Q11 3. Set RV24,RV25,QV3 are 8 4. Add REMOTE1+ to UV1.AF29 & REMOTE1- to UV1.AG29		
26	38		1127		1. Change net name from +3VGS to +1.8VGS on U71 pin11		
27	27		1127A		1.Change net name from DISPOFF# to BKOFF# 2.update P04 table		
28	33		1127A		1add ZZZ for MB PCB		

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/12/31	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VALGD MB L	2.0
Date: Friday, April 12, 2013				Sheet	54 of 99

Version Change List (P. I. R. List)


Page 2


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
29	11,18,31,38		1128		1.remove R801,R207,RV40,RL13,CL27 for GCLK circuit 2.GCLK circuit in p.38		
30	31		1128		1.remove GCLK# in RL3,CL7,QL1 2.change LLI P/N to SH100008W00		
31	37		1128		1.change U40 P/N to SA00005LN00		
32	28		1128A		1.change RP22 to RV94-RV96		
33	32		1128B		1.change CL30 P/N to SE067102K80		
34	11		1128B		1.change CLK_PCIE_LAN/CLK_PCIE_LAN# form port0 to port3 2.change CLK_PCIE_MLAN1/CLK_PCIE_MLAN1# from port1 to port2		
35	28		1128B		1.add R3334,R3335		
36	26		1129		1.add RA10,RA11,RA15,RA24,R1459,R1460		
37	36,41		1129		1.add signal*ADP_ID_CLOSE*for smart adapter function		
38	32,33		1130		1.remove OPT# of C587 2.change from @EMI# to EMI# for CL30		
39	5,16		1130		1.change cap form .22u to .1u for PCIE Gen2		
40	35		1130		1.change shot pad to .1u for CA64-CA66		
41	39		1204		1.change JTS1 conn to SP010013W10		
42	12,30		1204A		1.remove BT_ON#,add BT_DISABLE#		
43	07		1204A		1.RP9.4 connect to +1.5V_APU,R348.1 connect to +1.5VS for leakage issue		
44	11,18,31,38		1204B		1.add R801,R207,RV40,RL13,CL27 for GCLK circuit 2.add GCLK circuit in p.38		
45	36		1205		1.change net name form NOV0# to EC_FAN_PWM in EC 2.change net name form EC_FAN_PWM to NOV0# in EC 3.change net name form ENBK1 to APU_IMON in EC 4.change net name form APU_IMON to ENBK1 in EC		
46	38		1206		1.change RG2 to 10ohm,RG3 to 33ohm,RG4 to 33ohm 2.U74.2 change from +3V_LAN to +3VALM		
47	39		1206A		1.change C736 to SE00000PL00 (0805 package)		
48	38		1210		1.add GCLK# in RG2,RG3,RG4		
49	55,56		1210A		1.add P55,P56		
50	03,12,33,37,39		1212		1.update BOM Structure Table 2.change U3 symbol to SA00003K820 3.change U35,U36 symbol to SA00003TV00 4.change U99 P/N to SA000012710		
51	41-52		1213		1.update PWR circuit for BOM		
52	20		1220		1.change LV7 BOM structure from PX# to SHORT PAD#		
53	40		1220		1.remove @ in Q157A		
54	20		1224		1.add TEST POINT# to TV15		
55	18		1224		1.change net name from PKX_PWREN to PKX_PWREN# in QV2.2		
56	28		1224		1.remove C528 based on LA-9901 DVT schematic		
57	37		1224		1.change JKB1 from SP01000WK00 to SP010011A00 2.change JTPL1,JPWRB1 from SP010014M10 to SP010010T00		
58	34		1224		1.change JODD2 from SP01001FJ00 to SP010016C00		

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/09/15	Deciphered Date	2012/12/31	Title	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VALGD MB L	Rev
				Date:	Friday, April 12, 2013	Rev 2.0
				Sheet 55 of 99		

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
59	35		1224		1.change JSPK1 from SP02000RR00 to SP02000W700		
60	37		1224		1.change JLED1 from SP01001IA900 to SP010010T00		
61	33		1225		1.change U99 from SA000012710 to SA000067P00		
62	24,25		1225		1.change CHB form PX0 to MARS0		
63	26		1225		1.change Panel PWM circuit 2132R0		
63	29		1225		1.change Q93 & Q95 to Q93A & Q93B		
64	27		0105		1.Change BID R311=>18K		
65	35		0107		1.RA12,RA16 change to 100-ohm., RA13, RA14 to 15-ohm, ADD CA27,CA28 to 1uF		
65	36		0108		1.add FXS_PWREN & EC_VGA_EN		
66	14 ,34		0108		1.Change R177 ,180 & R550 from 0805 short pad to Jumper (J14, J15, & J10)		
66	35		0110		1.RA22=>DEBUG0 for Beep 2. CA28 CA27=>2.2u for THD+N		
67	27, 32 and 37		0110		1.R813=>220 ohm Bead 2.Add C492 for EMI request 3.DLL1=>EMI0		
68	33		0111		1.ADD ZZ2 & ZZ1 for 14*_DIS & 15*_DIS pcb		
69	12		0114		1.ADD GPIO54 for RTD2132R0 2.change U99		
70	33		0116		1.change H21 from 2P8 to 4P6 2.change U99 to 1001101x (4D)		
71	39		0116		1.add C737 &C7350 for USB droop (follow Intel)		
72			0121		1.change D24 to SCA00001G00 for ESD request		
73	28		0121		1.L30, L31 & L32 downsize to 0402,SM010005X00		
74	39		0121		1/21 L51,L55,L58 &L66 change PN to SM070001N00 for action plan		
75	29		0121		1/21 L35,L36,L37 &L38(HDMI) L49,L50,L53 & L54(USB3) change PN from SM070001S00 to SM070003K00 for action plan		
76	10		0126		SIT: change C145 from OS-Con to POLY		
77	37		0129		1/29 SIT: Del R806 & Q12 for change audio type from normal close to normal open.		
78	36		0201		2/1 SIV: add PU resistor for LID_SW0		
79	35		0221		1.upgrade capacitors of CA36 & CA46 from 1uF to 2.2uF/X5R 2.AVDD_HP connect to standby power rail (+3VLP) for prevent speaker hum noise issue.		
80	20		0221		1.Change Cap of CV66 to 220U 4V Y D2 ESR15M = SGA00000Y80 for PWR request		
81	38		0221		1.add CG05 on 1.8VGS for GCLK 2.reserve CG6 & CG7 for vender request.		
82	22-25		0221		1. p22 & p23=>Channel B Mars0 2.p24 & p25=>ChannelA PX0		
83	35		0225		1. add speaker bypass Cap CA38,CA39,CA40 & CA43 for EMI requirement		
84	07		0226		1. add C438 100pF on H_THERMTRIP# for ESD requirement		
85	34		0301		SIT: 3/1 Change footprint of JHDD1 from SANTA_191501-1_22P to LCN_ASF98-2231S10-0002_22P (DC010005W00 toDC010009C00)		
86	34		0301		Del CV168 ,CV159,CV160 &CV189 for VRAM body size issue		
87	37		0301		change C492, SE00000FDB0 to SE074331K80 by Sourcer requiremnt.		
88			0301		LV4,LV10,L3,L6,L9,L11 L77 Downsize to 0402 BLM15AX221SN1D (Murata) ,SM01000MR00 by Sourcer requiremnt.		
89	36		0301		Add R311=8.2K for SIT		
90	11		0301		Change R85 from 0 ohm short pad 8 to 33 ohm EMI0		

5					4	3					2	1							
Version Change List (P. I. R. List)															Page 3				
Item	Page #	Title	Date	Request Owner	Issue Description					Solution Description					Rev.				
91	26		0301		1.add R1461 for RTD2132R ,MIIC_SDA :MIIC_SCL=0 : 1														
92	35		0301		1.Change +VDDIO_HDA power rail from +3VALW to +3VS.														
93	26		0304		1.add R1462 for RTD2132R ,MIIC_SDA :MIIC_SCL=0 : 1 2.Del RP16.3 & RP16.4														
94	12,13		0304		1.Change R367 from 10K to 100K. 2.Change R234 from 10K to 100K														
94	32		0305		1.add CL32 & CL33 for ESD request.														
95	32		0306		1.add R236 & R237 (LVDS_SEL) for C build only.														
96	8		0306		1.add J3 for 1.5V														
96	33		0306		1.Change Power rail of the U99 from +3VS to +3VGS.														
97	12		0306		1.Change Power rail of the GPIO54 from +3VALW to +3VS.														
98	12		0307		1.Change +1.5GVS enable pin from +VSB to +5Valw for Eup lot 6.														
99	12,36		0311		1.Change BOM structure of R367 & R368 to 8,2132S only 2.R237 & R236 =>8														
Pre-MP 100	33		0311		1.Change U99 to SA000012710														
Pre-MP 101	12,36 & 26		0403		1.Reduce part count for RTD2132R only														
Pre-MP 102	12,36 & 26		0403		1.Reduce part count for RTD2132R only														
Pre-MP 103	34		0403		1.ODD Power Control cuicuits =>8														
Pre-MP 104	33		0410		1.Change H17 form H_8PON to H_7PON SD309100280														
Pre-MP 105	36		0410		1.Change RP11 form SD309100280(10K) to SD309100300(100K)														
Pre-MP 106	18		0410		1.Change RV41 to 47K for Erp Lot6														
Pre-MP 107	18		0410		1.Change RV37 from 20Kto 100K ,RV38 from 20K to 0 ohm.														
Pre-MP 108	18		0410		1.Change RV37 from 20Kto 100K ,RV38 from 20K to 0 ohm.														
Pre-MP 109	36		0411		1.Del Net VLDT_EN & 1V_ALW_EN														
Pre-MP 110	7, 13		0412		1.change C438 from 100p to 1000p. 2. add C439, 1000p for ESD request.														





MODEL NAME:
PCB NAME:
REVISION:
DATE: 2012/12/10

COMPAL CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	Power sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				Date:	Sheet of

www.s-manuals.com