


Gannet Block Diagram



PCB Layer Stackup

*For
High
Speed
Trace*

L1: Signal 1
L2: GND
L3: Signal 2
L4: VCC
L5: Signal 3
L6: GND
L7: Signal 4
L8: Signal 5

*For
Low
Speed
Trace*

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: GND
L7: Signal 4
L8: Signal 5

Battery Charger

ATINY12/MAX1645

<i>INPUTS</i>	<i>OUTPUTS</i>
<i>AD+</i>	<i>DCBATOUT</i>

SYSTEM DC/DC

MAX1999

INPUT	OUTPUT
<i>DCBATOUT</i>	<i>5V_S5 +5V_UP_S5</i> <i>3D3V_S5</i>

DDR&VDDR DC/DC⁴⁶

MAX1715/CM8500

INPUT	OUTPUT
<i>DCBATOUT</i>	VGA VCORE 1D25V_SO VVGAEER

CPU_V_CORE

Controller-HIP6301 Drive-ISL6207*2(2 Phase)

<i>INPUT</i>	<i>OUTPUT</i>
<i>DCBATOUT</i>	<i>VCC_CORE</i>

SYSTEM POWER^{48,49}TPS5110/FDC653N/APL1117
G913C/LP2951ACM/FDS9412

INPUT	OUTPUT
5V_S3	5V_S0
3D3V_S5	3D3V_S3
	3D3V_S0
	3D3V_LAN_S3
DCBATOUT	1D8V_S5
2D5V_S3	2D5V_S3
VVGADDR	1D8V_S0
	+5V_AUX_S5
	2D5V_S0
	1D5V_S0

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

Document Number

Gannet

Date _____


Thursday, December 04, 2003

Rev

Date: Thursday, December 04, 2003 Sheet 1 of 51


J8 REVISION HISTORY

6/12 EMI Bypass Cap.



PCI RESOURCE TABLE



DEVICE	IDSEL	PCI IRQ	REQ#/GNT#
Mini-PCI	AD21	P_INTF#	P_REQ#0/P_GNT#0
R5C554-CardBus A	AD22	P_INTB#	P_REQ#1/P_GNT#1
R5C554-CardBus B	AD22	P_INTC#	P_REQ#1/P_GNT#1
R5C554-IEEE 1394	AD22	P_INTD#	P_REQ#1/P_GNT#1
VGA-ATI M10-P		P_INTA#	
BCM-5705M	AD23	P_INTE#	P_REQ#2/P_GNT#2



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
REVISION HISTORY		
Size A3	Document Number GANNET	Rev -1
Date: Thursday, December 04, 2003	Sheet 2 of	51

Clawhammer HT Interface





11/11 add SCD22U
for AMD suggest.

HTT for CPU sideA
Transmit power
and NB sideA Receive power

HTT for CPU sideB
Receive power
and NB sideA Transmit power

LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.


Title			
CPU(1/4)_HyperTransport I/F			
Size	Document Number		Rev
A3	Gannet		-1
Date: Thursday, December 04, 2003		Sheet 4 of	51

Clawhammer DDR Interface

VREF_DDR_MEM

NOTE: Test with passive probes only.


NOTE: Install to bypass op-amp




LAYOUT: Locate close to DIMMs.

NOTE: Remove to bypass op-amp

VREF_DDR_CLAW



LAYOUT: Locate close to CPU.





11/11 NOT SUPPORT ECC CHECK
AMD suggested remove PULL-HI
resistor.

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			
CPU(2/4)_DDR			
Size A3	Document Number		Rev
	Gannet		-1
Date: Thursday, December 04, 2003	Sheet	5	of 51

Validation Test Points

HDT Connectors







NC AG17	R663	1	2	680R2
NC AJ18	R676	1	2	680R2
NC D18	R203	1	2	680R2
NC B19	R182	1	2	680R2
NC C19	R695	1	2	680R2
NC D20	R724	1	2	680R2
NC C21	R727	1	2	680R2





 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU(3/4)_Control & Debug	
Size A3	Document Number Gannet
Date: Thursday, December 04, 2003	Sheet 6 of 51


Clawhammer Power and Ground Connections



CLAW HAMMER TO NB







NB TO CLAW HAMMER



K8M400-VD7

71.K8T00.00U



25 VLAD[7..0]

VLAD0 AD20
VLAD1 AD21
VLAD2 AD22
VLAD3 AE24
VLAD4 AE19
VLAD5 AE20
VLAD6 AD24
VLAD7 AE25

25 VBE# VBE# AF21
25 LPAR LPAR AF19

25 UPSTB UPSTB AF23
25 UPSTB# UPSTB# AF23

25 DNSTB DNSTB AF22
25 DNSTB# DNSTB# AD22

25 UPCMD UPCMD AF26
25 DNCMD DNCMD AD23

VL_VREF VL_VREF AF21
VL_PCOMP VL_PCOMP AD19

6,24 PWROK_NB# PWROK_NB# AF26

23 RST_NB# RST_NB# AC26

14,23 PM_SUS_STAT# PM_SUS_STAT# AD26

DEBUG DEBUG AC17

CRT_A/R B3
CRT_A/G A3
CRT_A/B A2

CRT_RSET C4
CRT_HSYNC A1
CRT_VSYNC B1

3 GUICLK GUICLK C8

14,23 P_INTA# P_INTA# F7

19 SMB01 SMB01 P2
19 SMB02 SMB02 C2
19 SMB01 SMB01 P1
19 SMB02 SMB02 C1

DP0_D0 J1
DP0_D1 K2
DP0_D2 K3
DP0_D3 L4
DP0_D4 K1
DP0_D5 L2
DP0_D6 L3
DP0_D7 L4
DP0_D8 M4
DP0_D9 M2
DP0_D10 M3
DP0_D11 M1

19 DP0_DET DP0_DET P4

19 DP0_HSYNC DP0_HSYNC N4

19 DP0_VSYNC DP0_VSYNC N3

19 DP0_CLK DP0_CLK P3

19 DP0_DET DP0_DET P4

19 DP0_HSYNC DP0_HSYNC N4

19 DP0_VSYNC DP0_VSYNC N3

19 DP0_CLK DP0_CLK P3

19 DP0_DET DP0_DET P4

19 DP0_HSYNC DP0_HSYNC N4

19 DP0_VSYNC DP0_VSYNC N3

19 DP0_CLK DP0_CLK P3

19 DP0_DET DP0_DET P4

19 DP0_HSYNC DP0_HSYNC N4

19 DP0_VSYNC DP0_VSYNC N3

V_LINK

CRT

SM Bus

TV Encoder/ Digital Display

AGP 8X

U24B

GD0/FPD10
GD1/FPD11
GD2/FPD12
GD3/FPD09
GD4/FPD08
GD5/FPD07
GD6/FPD06
GD7/FPD05
GD8/FPDVIDET
GD9/FPDVIHS
GD10/FPD01
GD11/FPD23
GD12/FPD00
GD13/FPD22
GD14/FPD21
GD15/FPD20
GD16/FPD18
GD17/FPD17
GD18/FPD16
GD19/FPD0E
GD20/FPD14
GD21/FPCLK
GD22/FPD13
GD23/FPD15
GD24/DVP1D09
GD25
GD26/DVP1D10
GD27
GD28/DVP1D07
GD29/DVP1D06
GD30/DVP1D08
GD31/DVP1D04

AD18 AGP AD0
AD19 AGP AD1
AD20 AGP AD2
AD21 AGP AD3
AD22 AGP AD4
AD23 AGP AD5
AD24 AGP AD6
AD25 AGP AD7
AD26 AGP AD8
AD27 AGP AD9
AD28 AGP AD10
AD29 AGP AD11
AD30 AGP AD12
AD31 AGP AD13
AD32 AGP AD14
AD33 AGP AD15
AD34 AGP AD16
AD35 AGP AD17
AD36 AGP AD18
AD37 AGP AD19
AD38 AGP AD20
AD39 AGP AD21
AD40 AGP AD22
AD41 AGP AD23
AD42 AGP AD24
AD43 AGP AD25
AD44 AGP AD26
AD45 AGP AD27
AD46 AGP AD28
AD47 AGP AD29
AD48 AGP AD30
AD49 AGP AD31

AD15 AGP C/BE#0
AD16 AGP C/BE#1
AD17 AGP C/BE#2
AD18 AGP C/BE#3

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AD15 AGP ADSTB0#
AD16 AGP ADSTB0
AD17 AGP ADSTB1#
AD18 AGP ADSTB1

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20



AGP_AD[31..0] 14,20

AGP_AD[31..0] 14,20




AGP_AD[31..0] 14,20

Use this function for K8M400

GFX power up strapping setting:
TV0/DVP0D[3:0] => Panel type selection
TV04/DVP0D4 => FP-port multiplexed on AGP
interface selection
0: Two 12-bit DVI interface
1: One 24-bit panel interface
TV05/DVP0D5 => Dedicated DVI port configuration
0: RWS
1: TV Encoder
TV06/DVP0D6 => Dedicated DVI port selection
0: Disable
1: Enable



Note: All of these power up strapping pin have internal pull down. Put an external pull up resistor if want to set the default value to 1.




Layout trace 20 mil
The voltage level of VL_VREF is 0.625V
Cross NB as short as possible


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wd Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
NB-K8T800M(2/3) AGP VLINK	
Size	Document Number
A3	Gannet
Date: Thursday, December 04, 2003	Sheet 9 of 51

Note: When use K8T400M, GFX relative circuit should be NOPoPed.



Layout trace 20 mil




Layout trace 20 mil





NEAR N/B ON BOT SIDE





PLACE RNS CLOSE TO FIRST DM (DM2), < 0.75"
STRICT EQUAL LENGTH LIMITATION WITH DQS,
CB PINS



**PULL HIGH STUBS < 0.8", PLACE RPs CLOSE TO SECOND DM (DM1)
NO EQUAL LENGTH LIMITATION**



Title	<i>DDR DAMPING & TERMINATION</i>
-------	---

Size	Document Number	Rev
------	-----------------	-----



A3	Gannet	-1
----	---------------	----

Date: Thursday, December 04, 2003 Sheet 12 of 51


	100u	10u	4.7u	0.22u	0.1u	1000p	100p
1D25V_S3 TO GND	2	2	10	10	34	4	4

	220u	0.22u	0.1u
1D25V_S3 TO 2D5V_S3	1	10	34

LAYOUT:Place alternating caps to GND and 2D5_DRAM




LAYOUT:Place a cap every 1 in. on VTT traces between Clawhammer and DDR.




0.22u x 9 4.7u x 9


LAYOUT:Add 100pF and 1000pF on VTT fill near Clawhammer and near DIMMs(both sides).




LAYOUT:Place one 10uF capacitor on each end of the VTT island.







LAYOUT:Locate close to Clawhammer socket.




LAYOUT:Place on backside, evenly spaced around VTT fill.



0.22u x 10



1D2V_S0: 7020mA
1D5V_S0: 500mA
1D8V_S0: 407mA
VVGADDR: 490mA



緯創資通 Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA(3/3) ATI M10-P POWER

Size A3

Document Number


Gannet

Date: Thursday, December 04, 2003



Sheet 16 of 51


Rev -1

All dampings in this page must near the VRAM.




All dampings in this page must near the VRAM.







DUMMY-SRN0



Close to ATI M10-P




5/15
Remove the 5V_S0 C701-705
and 3D3V_S0 C693-C695




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CRT




CRT CONN

200mA Rating/Spec 500mA





TV CONN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CRT / TV		
Size A3	Document Number Gannet	Rev -1
Date: Thursday, December 04, 2003 Sheet 21 of 51		





Power Up Strappings

GPIO[A,C]==>LDT Frequency
00--> 200MHz (Default)

GPIOB==>LDT Width
0--> 8 Bit (Default)

SDA2==>ROMSIP Select
FDA2==>ROMSIP Select [for VT8237]
0--> Disable (default)

SDCS3==> Test Mode Select
PDCS3==> Test Mode Select
0--> Disable (Default)


SDCS1==>Internal EEPROM Strapping
1--> External EEPROM (Default)
SEEDI ==>Internal EEPROM Strapping [for VT8237]
0--> External EEPROM (Default)

SXI==>LPC ROM Select
1--> Enable LPC ROM (Default)

GPIOD==>Transmit PLL Skew Control 1 [0]
SDA0==>Transmit PLL Skew Control 2 [0]
FDA0==>Transmit PLL Skew Control 2 [0]


SDA1==>External loop test mode [0]
FDAl==>External loop test mode [for VT8237]
0--> Disable (default)

SOE==>Auto Reboot
1--> Disable (Default)





Title		Rev	
VT8235_VLINK_MII_LPC		-1	
Size	Document Number	Gannet	
A3			
Date:	Thursday, December 04, 2003	Sheet	25 of 51

HDD




CDROM







Put these two Caps near the thermal diode.



SYSTEM SENSOR




THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B





180 ms after VCC_G768 > 4.38v, p2, 7



For Ni-MH Battery BL3 Soltion




Reserve for G768B
works at High
Speed




J8-SC
Put under CPU Socket





USB CONN




MDC Connector









10/100M Lan Transformer



Giga Lan Transformer



LAN EEPROM



S.B


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

Green LED: Speed 100: ON / Speed 10:OFF
Yellow LED: Link: ON, TX/RX:
Flash(10Hz)



RJ11 signal must leave the other signal
or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

RJ45 Connector



FOR EMI





緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title		
LAN Connector		
Size	Document Number	Rev
A3	Gannet	-1
Date: Thursday, December 04, 2003		
Sheet 30 of 51		







 P_AD[31..0] 23,29,31
 P_C/BE#[3..0] 23,29,31




Title			
MINI-PCI			
Size A3	Document Number		Rev -1
Gannet			
Date: Thursday, December 04, 2003	Sheet 33	of	51






SA DV-2 U78 change from APA2020 to APA2020ARI-TR

J8-SC
Delete "Bo" sound




2,19,21,22,23,24,25,26,27,28,30,32,33,35,37,38,39,40,41,42,43,47,48,49,51

For depop




LINE IN



If R->L 避免 noise
1000P -> 100P


LINE OUT




J8-SD: Remove EC40, EC41
MODIFY BY EMI

For no S/PDIF,
P/N: 22.10257.001
FOXCONN


MIC PREAMP



SB-31-5
Remove Q16, U30, BC200, R168, R167




SB-0724-1




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title			AUDIO (2/2)	
Size	A3	Document Number	Gannet	
Date:	Thursday, December 04, 2003		Sheet	36 of 51

PS/2 CONN




2,3,8,9,10,11,14,16,19,20,21,22,23,24,25,27,28,29,31,32,33,34,35,36,37,39,40,41,42,43,47,48,49,51




2,19,21,22,23,24,25,26,27,28,30,32,33,35,36,37,39,40,41,42,43,46,47,48,50,51

TOUCH PAD




Internal KeyBoard CONN




SB

Keyboard matrix (from vendor)

		US	Jap	Eur	Other
Low Bit	MATRIXID1#	1	1	0	0
High Bit	MATRIXID2#	1	0	1	0



7/09 EMI Bypass cap.







緯創資通






Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PS2 / TOUCHPAD / KB CONN			
Size	Document Number	Rev	
A3		Gannet	-1
Date: Thursday, December 04, 2003			
Sheet 38 of 51			











 Wistron Corporation 21F, 8th, Sec.1, Hsien Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LPCROM / DEBUG PORT	
Size A3	Document Number Gannet
Date: Thursday, December 04, 2003	Sheet 39 of 51 Rev -1



K3D Board Ver. Setting

Ver.	PCB_VER0	PCB_VER1	PCB_VER2
SA	0	1	1
SB	0	1	0
SC	1	1	0
SD	0	0	1
-1	1	0	1
-2	1	1	1




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.








SUPER IO
 Gannet

Size A3 Document Number
 Date: Thursday, December 04, 2003 Sheet 40 of 51

SERIAL PORT






SA DV-3 Change MAX3243CDB TI to MAX3243 MAXIM

PRINTER PORT^{2,3,8,9,10,11,14,16,19,20,21,22,23,24,25,27,28,29,31,32,33,34,35,36,37,38,39,40,42,43,47,48,49,51}


CHECK PULL HIGH


SYSTEM DC/DC
3D3V_S5/5V_S5/1D5V_S5/UP+5V







緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MAX1999/3D3V_S5/5V_S5			
Size A3	Document Number		Rev -1
Gannet			
Date:	Thursday, December 04, 2003	Sheet 45 of	51

[illegible]








DC/DC:1D2V_S0











Current Limit : 1A

40Mils



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
POWERGOOD&ENABLES			
Size	Document Number		Rev
Custom	Gannet		-1
Date: Thursday, December 04, 2003		Sheet 50 of	51



MDC Stand Off
P/N:
34.41Q08.001







LCD Stand Off
P/N:
34.41T01.001



DC/DC Stand Off
P/N:
34.41T02.001

SPARE GATES



S3:34.42P26.001



S1:34.39S03.001



J8-SD
MODIFY
BY EMI



J8-SD
MODIFY BY EMI

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.