

Compal Confidential

Model Name : VIUS1

File Name : LA-9611P

BOM P/N:



Compal Confidential

M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

GPU AMD

2012-02-18

REV:0.4


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9611P
				Date: Tuesday, February 26, 2013	Rev 0.4
				Sheet 1 of 53	

Compal Confidential

Model Name : VIUS1

File Name : LA-9611P

BOM P/N:



ZZZ
LA-9611P
DA PCB
DA8000X7000

UCPU1
CPU2@
I5-3337U
SA00006CU20

UCPU1
CPU3@
I3-3227U
SA00006ED20

UCPU1
CPU4@
I5-3437U
SA00006D940

UCPU1
CPU5@
I7-3537U
SA00006D940

UCPU1
CPU6@
Ivy Bridge7-3537U
SA00006D930

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 04
Date: Tuesday, February 26, 2013				Sheet	2 of 53

Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS	+3VM +1.05VM (SBA Only)
S0	○	○	○	○	○ M3 Supported
S3	○	○	○	✗	○ M3 Supported
S5 S4/AC	○	○	✗	✗	○ M3 Supported
S5 S4/ Battery only	✗	✗	✗	✗	
S5 S4/AC & Battery don't exist	✗	✗	✗	✗	

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VAL#	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	
4	
5	
6	
7	

USB Port Table

	USB 2.0	Port	3 External USB Port
EHC11 USB3.0	UHC10	0	USB 3.0 Port (I/O Board)
		1	USB 3.0 Port (MB)
	UHC11	2	USB 3.0 Port (Docking)
		3	Camera
	UHC12	4	
		5	
UHC13	6		
	7		
EHC12	UHC14	8	Touch Panel
		9	(Test point)
	UHC15	10	Mini Card (WLAN/BT)
		11	FPR
	UHC16	12	
		13	

~~BOM Structure Table~~

[illegible]

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address


Device	Address
Thermal Sensor Fintek F75303M	1001 101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

SMBUS Control Table

	SOURCE	VGA	BATT	KE9012	SODIMM	WLAN WWAN	Thermal Sensor	PCIE
SMB_EC_CK1	KB9012	X	V	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	V
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	V	V	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SMLOCLK	PCH	X	X	X	X	X	X	X
SMLODATA	+3VALW							
SMLI1CLK	PCH	V	X	V	X	X	V	X
SMLI1DATA	+3VALW	+3VS		+3VS			+3VS	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-9611P	0.
				Date	Tuesday, February 26, 2013	Sheet 3 of 53

MB Bottom view




PCH



GPU

RAM


CPU





RTC
RTCRST
EC_111 pin
EC_ON
MAINPWON
+5VALW
+3VALW/VCCDSW
ON/OFF#
EC_RSMRST#
PBTN_OUT#
SLP_S5#
SLP_S4#
SYSON
SYSON
M_PWR_ON
PCH_APWROK
SLP_S3#
SUSP#
+1.5V_CPU_VDDQ
+1.8VS
+5VS
+3VS
+1.5VS
+0.75VS
+V1.05VS (VCCP)
+VCCSA
PA_PGOOD
VR_ON
PCH_POK
PCH_CLKOUT
DRAMPWROK
H_CPUPWRGD
CPU_VID
CPU_CORE
VGATE
SYS_PWROK
BUF_PLT_RST#
SPI
DMI





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9611P
				Date	Tuesday, February 26, 2013
				Sheet	4 of 53
				Rev	04




Security Classification		Compal Secret Data		Compal Electronics, Inc. PROCESSOR(1/7) DMI,FDI,PEG	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Rev 0.4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA-9611P
				Document Number	
				Date:	Tuesday, February 26, 2013 Sheet 5 of 53




Security Classification	Compal Secret Data			Compal Electronics, Inc. PROCESSOR(2/7) PM,XDP,CLK		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	0.4
				Custom	LA-9611P	
				Date:	Tuesday, February 26, 2013	Sheet 6 of 53







CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	* 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	00 = 1 x8, 2 x4 PCI Express* 01 = reserved * 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express*



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Compal







Chief-River platforms
VCCIO_SEL = pulled high

Place the PU
resistors close to VR

Trace Impedance = 27 ~ 33 ohm
Trace Length Match < 25 mils

Place the PU
resistors close to CPU


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PROCESSOR(5/7) PWR,BYPASS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9611P
				Date	Tuesday, February 26, 2013
				Sheet	9 of 53


















Vaxg


- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PROCESSOR(6/7) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	LA-9611P
				Sheet	10 of 53






8MB SPI ROM FOR 1.5M ME & Non-share ROM.





EON
8M:SA000046400 S IC FL 64M EN25Q64-104HIP SOP 8P



Digital Display Ports Enable and Disable Guidelines			
Port	Strap	How to Enable ?	How to Disable ?
LVDS	L_DDC_DATA	Pull-high to 3.3V with 2.2k_5% Ohm	No Connect
Port B	SDVO_CTRLDATA	Pull-high to 3.3V with 2.2k_5% Ohm	No Connect
Port C	DDPC_CTRLDATA	Pull-high to 3.3V with 2.2k_5% Ohm	No Connect
Port D	DDPD_CTRLDATA	Pull-high to 3.3V with 2.2k_5% Ohm	No Connect

GNT0#, GNT1#/GPIO51, GNT2#/GPIO53, GNT3#/GPIO55
PCI Grants: The PCH supports up to 4 masters on the PCI bus.
GNT[3:1]# pins can instead be used as GPIO.
 Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
NOTES:
 1. GNT[3:1]#/GPIO[55,53,51] are sampled as a functional strap. See Section 2.27 for details.








Boot BIOS Strap bit1 BBS1		
GPIO51 GPIO19	Boot BIOS	Destination
Bit11 Bit10		
0 1	Reserved	
1 0	PCI	
1 1	SPI (Default)	
0 0	LPC	

A16 swap override Strap/Top-Block Swap Override jumper	
Low=A16 swap override/Top-Block Swap Override enabled	High=Default *
PCI_GNT3#	




















GPIO50 /52 /54 default = Native









GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H: On-Die voltage regulator enable
L: On-Die PLL Voltage Regulator disable




PCH_GPIO69	PCH_GPIO38	PCH_GPIO67	Function
0	0	0	Optimus
0	0	1	Reserved
0	1	0	DIS
0	1	1	UMA







CONFIDENTIAL



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PCH (8/9) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9611P
				Date	Tuesday, February 26, 2013
				Sheet	20 of 53
				Rev	04

U2408H	
H5	VSS[0]
AA17	VSS[1]
AA2	VSS[2]
AA3	VSS[3]
AA33	VSS[4]
AA34	VSS[5]
AB11	VSS[6]
AB14	VSS[7]
AB39	VSS[8]
AB4	VSS[9]
AB43	VSS[10]
AB5	VSS[11]
AB7	VSS[12]
AC2	VSS[13]
AC19	VSS[14]
AC2	VSS[15]
AC24	VSS[16]
AC33	VSS[17]
AC34	VSS[18]
AC48	VSS[19]
AD10	VSS[20]
AD11	VSS[21]
AD12	VSS[22]
AD13	VSS[23]
AD19	VSS[24]
AD24	VSS[25]
AD26	VSS[26]
AD27	VSS[27]
AD33	VSS[28]
AD34	VSS[29]
AD36	VSS[30]
AD37	VSS[31]
AD38	VSS[32]
AD39	VSS[33]
AD4	VSS[34]
AD40	VSS[35]
AD42	VSS[36]
AD43	VSS[37]
AD45	VSS[38]
AD46	VSS[39]
AD8	VSS[40]
AE2	VSS[41]
AE3	VSS[42]
AF10	VSS[43]
AF12	VSS[44]
AD14	VSS[45]
AD16	VSS[46]
AF16	VSS[47]
AF19	VSS[48]
AF24	VSS[49]
AF26	VSS[50]
AF27	VSS[51]
AF29	VSS[52]
AF31	VSS[53]
AF38	VSS[54]
AF4	VSS[55]
AF42	VSS[56]
AF46	VSS[57]
AF5	VSS[58]
AF7	VSS[59]
AF8	VSS[60]
AG19	VSS[61]
AG2	VSS[62]
AG31	VSS[63]
AG48	VSS[64]
AH11	VSS[65]
AH3	VSS[66]
AH36	VSS[67]
AH39	VSS[68]
AH40	VSS[69]
AH42	VSS[70]
AH46	VSS[71]
AH7	VSS[72]
AJ19	VSS[73]
AJ21	VSS[74]
AJ24	VSS[75]
AJ33	VSS[76]
AJ34	VSS[77]
AK12	VSS[78]
AK3	VSS[79]

PANTHER-POINT_FCBGA989

U2408H	
AY4	VSS[159]
AY42	VSS[160]
AY46	VSS[161]
AY8	VSS[162]
B11	VSS[163]
B15	VSS[164]
B19	VSS[165]
B23	VSS[166]
B27	VSS[167]
B31	VSS[168]
B35	VSS[169]
B39	VSS[170]
B7	VSS[171]
F45	VSS[172]
BB12	VSS[173]
BB16	VSS[174]
BB20	VSS[175]
BB22	VSS[176]
BB24	VSS[177]
BB28	VSS[178]
BB30	VSS[179]
BB38	VSS[180]
BB4	VSS[181]
BB46	VSS[182]
BC14	VSS[183]
BC16	VSS[184]
BC2	VSS[185]
BC22	VSS[186]
BC26	VSS[187]
BC32	VSS[188]
BC34	VSS[189]
BC36	VSS[190]
BC40	VSS[191]
BC42	VSS[192]
BC48	VSS[193]
BC46	VSS[194]
BD5	VSS[195]
BE22	VSS[196]
BE26	VSS[197]
BE40	VSS[198]
BF10	VSS[199]
BF12	VSS[200]
BF16	VSS[201]
BF20	VSS[202]
BF22	VSS[203]
BF24	VSS[204]
BF26	VSS[205]
BF28	VSS[206]
BF30	VSS[207]
BF38	VSS[208]
BF40	VSS[209]
BF46	VSS[210]
BF47	VSS[211]
BG17	VSS[212]
BG24	VSS[213]
BG31	VSS[214]
BG8	VSS[215]
BH11	VSS[216]
BH15	VSS[217]
BH17	VSS[218]
BH19	VSS[219]
BH27	VSS[220]
BH31	VSS[221]
BH33	VSS[222]
BH35	VSS[223]
BH36	VSS[224]
BH39	VSS[225]
BH43	VSS[226]
BH7	VSS[227]
B3	VSS[228]
D12	VSS[229]
D16	VSS[230]
D18	VSS[231]
D22	VSS[232]
D24	VSS[233]
D26	VSS[234]
D30	VSS[235]
D32	VSS[236]
D34	VSS[237]
D38	VSS[238]
D42	VSS[239]
D6	VSS[240]
E18	VSS[241]
E26	VSS[242]
G18	VSS[243]
G20	VSS[244]
G26	VSS[245]
G28	VSS[246]
G36	VSS[247]
G48	VSS[248]
H12	VSS[249]
H16	VSS[250]
H22	VSS[251]
H24	VSS[252]
H26	VSS[253]
H30	VSS[254]
H32	VSS[255]
H34	VSS[256]
F3	VSS[257]
	VSS[258]

PANTHER-POINT_FCBGA989

VSS[259]	H46
VSS[260]	K18
VSS[261]	K25
VSS[262]	K39
VSS[263]	K46
VSS[264]	L18
VSS[265]	L2
VSS[266]	L20
VSS[267]	L26
VSS[268]	L28
VSS[269]	L36
VSS[270]	L48
VSS[271]	M12
VSS[272]	M16
VSS[273]	M18
VSS[274]	M22
VSS[275]	M24
VSS[276]	M30
VSS[277]	M32
VSS[278]	M34
VSS[279]	M38
VSS[280]	M4
VSS[281]	M42
VSS[282]	M46
VSS[283]	M6
VSS[284]	N18
VSS[285]	P30
VSS[286]	P47
VSS[287]	P11
VSS[288]	P16
VSS[289]	P33
VSS[290]	P40
VSS[291]	P43
VSS[292]	P45
VSS[293]	P47
VSS[294]	P2
VSS[295]	R48
VSS[296]	T12
VSS[297]	T37
VSS[298]	T4
VSS[299]	W34
VSS[300]	T46
VSS[301]	T47
VSS[302]	T8
VSS[303]	V11
VSS[304]	V17
VSS[305]	V26
VSS[306]	V27
VSS[307]	V29
VSS[308]	V31
VSS[309]	V36
VSS[310]	V39
VSS[311]	V43
VSS[312]	V7
VSS[313]	V17
VSS[314]	W17
VSS[315]	W19
VSS[316]	W2
VSS[317]	W27
VSS[318]	W48
VSS[319]	Y12
VSS[320]	Y36
VSS[321]	Y4
VSS[322]	Y42
VSS[323]	Y46
VSS[324]	Y8
VSS[325]	BG29
VSS[326]	N24
VSS[327]	AJ3
VSS[328]	AD47
VSS[329]	B43
VSS[330]	BE10
VSS[331]	BG41
VSS[332]	G14
VSS[333]	H16
VSS[334]	I36
VSS[335]	BG22
VSS[336]	BG24
VSS[337]	C22
VSS[338]	AP13
VSS[339]	M14
VSS[340]	AP3
VSS[341]	AP1
VSS[342]	BE16
VSS[343]	BC16
VSS[344]	BC28
VSS[345]	BJ28
VSS[346]	
VSS[347]	
VSS[348]	
VSS[349]	
VSS[350]	
VSS[351]	
VSS[352]	

Confidential


Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s.

2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.


3. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).

4. For power down, reversing the ramp-up sequence is recommended.



CPU part

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	MARS Note
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Date	Tuesday, February 26, 2013
				Sheet	22 of 53
				Rev	04
				LA-9611P	




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	MARS PCIE/DP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-9611P	0.
				Date:	Tuesday, February 26, 2013	Sheet 23 of 53

Resistor Divider Lookup Table			
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]	
NC	4.75k	000	
8.45k	2k	001	
4.53k	2k	010	
6.98k	4.99k	011	
4.53k	4.99k	100	
3.24k	5.62k	101	
3.4k	10k	110	
4.75k	NC	111	


0402 1% resistors are required

Capacitor Divider Lookup Table			
Cap (nF)	Bitd [5:4]	Compal PN	
680nF	00	SE000001K0	
82nF	01	SE076823K80	
10nF	10	SE074103KN0	
NC	11		




Memory ID	Memory Type	Configuration	Size
1	gDDR3-2133	Samsung K4W2G1646E-BC1A	2Gb X4 (256GBX4)
		SA000068U00 - S IC D3 128MX16 K4W2G1646E-BC1A FBGA 96P	
2	gDDR3-2000	Micro MT41J128M16JT-093G	2Gb X4 (256GBX4)
		SA000067500 - S IC D3 128M16 MT41J128M16JT-093G:K FBGA	




EX:
PS_3=11001 (PU=NC, PD=4.75K, C=NC) for Samsung 1GB
PS_3=11010 (PU=8.45K, PD=2K, C=NC) for Micro 1GB



+3VS TO +3VS_VGA



+1.8VS TO +1.8VS_VGA
+1.5V TO +1.5VS_VGA




+VGA_CORE	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)
VDDCI	3.5A	1	3

+0.95VS_VGA	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)
BIF_VDDC	1.4A	0	0
SPLL_VDDC	100mA	1	1



+1.5VS_VGA	10uF	1uF	0.1uF
VDDR1	1.5A	3	5

+1.8VS_VGA	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1
MPLL_PVDD	130mA	1	1
SPLL_PVDD	75mA	1	1
VDDR4	(300mA)	0	0
VDD_CT	13mA	1	1
+TSVDD	13mA	1	1
+DP_VDDR	0	0	0
+DP_VDDC	0	0	0


+3VS_VGA	10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@)



[28,29] M_DA[63..0]  M_DA[63..0]
 [28,29] M_MA[15..0]  M_MA[15..0]
 [28,29] M_DM[7..0]  M_DM[7..0]
 [28,29] M_DS[7..0]  M_DS[7..0]
 [28,29] M_DS#[7..0]  M_DS#[7..0]



Place close to GPU (within 25mm)
 and place component close to each other
 (daisy chain 方式走到四顆VRAM)







Route 50ohms single-ended/100ohm diff and keep short
 debug only, for clock observation, if not need, DNI.




Memory Partition A - Lower 32 bits



- [27:29] M_DA[63:0] M_DA[63:0]
- [27:29] M_MA[15:0] M_MA[15:0]
- [27:29] M_DQM[7:0] M_DQM[7:0]
- [27:29] M_DQS[7:0] M_DQS[7:0]
- [27:29] M_DQS[7:0] M_DQS[7:0]



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	MARS VRAM A Lower
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9611P
				Date	Tuesday, February 26, 2013
				Sheet	28 of 53
				Rev	04





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	MARS VRAM A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-9611P	0.4
				Date:	Tuesday, February 26, 2013	Sheet 29 of 53

LCD PANEL Conn.


Panel 30+10 PIN

modify



Touch Panel




Thermal Sensor
A LOGO RED LIGHT
LCD Panel




CMOS Camera Conn




For power on screen flash issue



HPD Inversion for eDP




LCD POWER CIRCUIT



Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS

SS table



Docking (USB3.0)




Docking (Display Port)

Docking Connector

SB00000E010=>for Lenovo 2nd source SB00000VL00






Footprint: DRAPH_PJSS0296-MB11H_24P-T





Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Docu	04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Compal Electronics, Inc.				Docking	
LA-9611P				Rev	
Date: Tuesday, February 26, 2013				Sheet 31 of 53	

EMI




Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage




ALC3202 VC3
SA000058310

Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in



Combo Jack detect (normal open)




PC BEEP





Internal Speaker



USB 3.0 Charger & Conn.




Superworld's common mode choke(SM070001V00) has quality issue for USB 3.0



PIN1 VBUS
PIN2 D+
PIN3 D-
PIN4 GND
PIN5 RX+
PIN6 RX-
PIN7 GND
PIN8 TX+
PIN9 TX-



Mini-Express Card for WLAN/WiMAX(Half)

Mini-Express Card(WLAN/WiMAX)



For EC to detect debug card insert


NEW(apply compal PN)
159SBBA32010NNN






Need check WLAN/BT module OFF pin

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	USB 3.0 Connector & WLAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	04
				Document Number	LA-9611P
				Date	Tuesday, February 26, 2013
				Sheet	35 of 53

INT_KBD Conn.







Fintek thermal sensor placed near CPU Core




REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


Track point



PN:SP01001CH00




change footprint & PN check PIN1



Click pad

PN:XXXXXXXX




check rest voltage

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	KB/CP/TP/FP/Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-9611P	Rev 04
				Date: Tuesday, February 26, 2013	Sheet 36 of 53




Vcc		3.3V +/- 5%
R2210		100K +/- 1%
Board ID	R2213	V _{AD_BID} min V _{AD_BID} typ V _{AD_BID} max
0	0K +/- 5%	0 V 0 V 0 V
1	12K +/- 5%	0.347 V 0.354 V 0.360 V
2	15K +/- 5%	0.423 V 0.430 V 0.436 V
3	20K +/- 5%	0.541 V 0.550 V 0.559 V
4	27K +/- 5%	0.691 V 0.702 V 0.713 V
5	33K +/- 5%	0.807 V 0.819 V 0.831 V

Can't internal pull up




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
		Custom		LA-9611P	04
		Date		Tuesday, February 26, 2013	Sheet 38 of 53

+5VALW TO +5VS +3VALW TO +3VS




+1.5V to +1.5VS





+3VALW TO +3VALW(PCH AUX Power)


Short J2301 for PCH VCCSUS3.3



For Intel S3 Power Reduction




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9611P
				Date	Tuesday, February 26, 2013
				Sheet	39 of 53
				Rev	04



ADP_ID

AC Adapter	45W	65W	90W	135W
R(ohm)	118	287	549	1000
ADP_ID(V)	0.449	0.913	1.395	1.886
Detection	<=0.663,	<=1.134,	<=1.618,	<=2.109,
-Voltage(V)	>0.234	>0.693	>1.172	>1.663





Resistance between Turbo_V and ECAGND:

45 W: 10K (Default)
 65 W: 4.4K (ADP_65W to High, ADP_90W to Low)
 90 W: 2.27K (ADP_90W to High, ADP_65W to Low)


Trigger Power:

45 W → 55 W → ADP_I:1.65
 65 W → 74 W → ADP_I:2.22
 90 W → 106 W → ADP_I:3.18

PH201 under CPU bottom side :
 CPU thermal protection at 100 degree C




Posestor



MOS_OTP:
 Default:High
 Active :Low


PTC_PROTECT:
 Default:Low
 Active :High



PH201:


Temp.	Rman.	Rnor.	Rmin. (Kohm)
93	7.3419	7.0792	6.8253

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR-BATTERY CONN/OTP				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu-ment Number	VIUS1		Rev	0.4	
				Date:	Tuesday, February 26, 2013	Sheet	41	of	53



Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	PWR- 3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number
				Doc No	VIUS1
				Rev	0
				Date	Tuesday, February 26, 2013
				Sheet	43 of 53


0.75Volt +/- 5%
TDC A
Peak Current 1A
OCP Current A




1.5VP
TDC A
Peak Current 11.027 A
OCP current 13.36~18.27 A
TYP MAX
H/S Rds(on) :11.7mohm , 14.5mohm
L/S Rds(on) :2.6mohm , 3.2mohm

STATE	S3	S5	VDDO	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


(Discharge) (Discharge) (Discharge)



2011_0801 JP504 form
43x118 change to 43x79



2011_0801 JP505 form
43x118 change to 43x79




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VIUS1
				Size	Rev 0.4
				Date:	Tuesday, February 26, 2013
				Sheet	44 of 53

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network


+VCC_SAP
TDC 2.9A
Peak Current 4A
OCP current 5.4A

The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.






2011_0801 del PJ705 and "+V1.05S_VCCP"
Ivy Bridge CPU ES2 Using




+1.05VS_VCCPP OCP(min)=15.76A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	PWR +1.05VS_VCCPP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	VIUS1
				Date	Tuesday, February 26, 2013
				Sheet	46 of 53
				Rev	0.4








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/09/15	Deciphered Date	2009/09/15	Title	PWR - PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				VIUS1	Rev 0.4
				Date:	Tuesday, February 26, 2013
				Sheet	50 of 53

PR1230,PD1201 add for HW power sequence required 10/31/2012



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/01	Deciphered Date	2012/07/01	Title	PWR-PROSESTOR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number VIUS1
				Date	Tuesday, February 26, 2013
				Sheet	51 of 53
				Rev	0.4



Item	Reason for change	PG#	Modify List	Date	Phase
1				2012/06/05	
2				2012/06/08	
3				2012/06/08	
4				2012/06/08	
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
				Custom	VIUS1
Date:				Tuesday, February 26, 2013	Sheet 52 of 53

Version Change List (P.I.R. List)

Phase	Date	No.	BOM	Sch	Layout	Description	function
	2011/09/13	No1		V	V	Add C2325,C2326,C2327,C2328,C2329,R2319,R2324,Q2312	Add SBA function (+3VM) power



Compal Confidential DEFB

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PIR (EE)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8133P
				Date	Tuesday, February 28, 2013
				Sheet	53 of 53