

Compal confidential

Hamburg 10ADG


NALAE LA-6052P Schematics Document


Mobile AMD S1G4/ RS880M / SB820M

2009-11-27 Rev. 0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC, MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	1 of 53

File Name : LA-6052P





Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
Date: Wednesday, January 20, 2010				Sheet 3	of 53

Voltage Rails

O : ON
X : OFF

State	power plane	B+ +3VL +5VL +RTCVCC	+5VALW +3VALW +1.1VALW	+1.5V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +1.05VS +0.75VS +VGA_CORE +VDDNB +CPU_CORE +NB_CORE
S0		0	0	0	0
S1		0	0	0	0
S3		0	0	0	X
S5 S4/AC		0	0	X	X
S5 S4/ Battery only		0	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 X
DDR SO-DIMM 1	A2	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0


EC SM Bus1 address

Device	HEX	Address
Smart Battery	16H	0001 011X b
HDMI-CEC	34H	0011 010X b
EC KB926D4		

EC SM Bus2 address

Device	HEX	Address
ADI1032-1 CPU	98H	1001 100X b
ADI1032-2 VGA	9AH	1001 101X b
EC KB926D3		

Symbol Note :



@ : just reserve , no build

Platform	CPU	NB	VGA	SB	Comment
Danube	S1G4	RS880M	NA	SB820M	

GPU	CPU	NB	VGA	SB	Comment
Manhattan	S1G4	RS880M	MADISON	SB820M	MANHA@+MADISON@
	S1G4	RS880M	PARK	SB820M	+4PCS or 8PCS
M9X	S1G4	RS880M	M96	SB820M	M9X@+M92@
	S1G4	RS880M	M92	SB820M	+4PCS or 8PCS



or PARK@+

BTO (Build-To-Order) Option Table


Function	BLUE TOOTH	HDMI				
Description	(B)	(Y)				
Explain						
BTO	BT@	H@				

SMBUS Control Table




	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM I / II	CLK GEN	WLAN	LCD DDC ROM	HDMI DDC ROM
EC_SMB_CK1 EC_SMB_DA1	KB926	V						
EC_SMB_CK2 EC_SMB_DA2	KB926		V					
I2C_CLK I2C_DATA	RS880M						V	
DDC_CLK0 DDC_DATA0	RS880M							V
SCL0 SDA0	SB820			V	V			
SCL1 SDA1	SB820					V		




< FAN Control Circuit : Vout = 1.6 x Vset >




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC, MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	5 of 53



< HDT Connector >



< Thermal Sensor >



Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				401851	
				Date: Wednesday, January 20, 2010	Sheet 7 of 53

VDD decoupling : +CPU_CORE

The diagrams illustrate VDD decoupling for the +CPU_CORE signal at different locations:

- Near CPU Socket:**
 - Diagram 1: Shows a single capacitor C25 (3300U_X_2VM_R6M) connected to ground.
 - Diagram 2: Shows a single capacitor C26 (3300U_X_2VM_R6M) connected to ground.
 - Diagram 3: Shows a network of capacitors C27, C28, C29, and C30, all connected to ground.
- Under CPU Socket:**
 - Diagram 4: Shows a network of capacitors C31, C32, C33, and C34, all connected to ground.
 - Diagram 5: Shows a network of capacitors C35, C36, C37, and C38, all connected to ground.
 - Diagram 6: Shows a network of capacitors C39, C40, and C41, all connected to ground.

VDDIO decoupling : DDR SDRAM I/O ring power

Under CPU Socket

Between CPU Socket and DIMM

Between CPU Socket and DIMM

Between CPU Socket and DIMM

Between CPU Socket and DIMM

C56 Co-layout with C75

VDDR decoupling.

Capacitors and their values:



- C57, C76: 4.7U_0805_10V4Z
- C58, C77: 4.7U_0805_10V4Z
- C59, C78: 0.22U_0603_16V4Z
- C60, C79: 0.22U_0603_16V4Z
- C61, C80: 1000P_0402_25V8J
- C62, C81: 1000P_0402_25V8J
- C63, C82: 180P_0402_50V8J
- C70, C83: 180P_0402_50V8J

Labels: Near CPU Socket Right side, Near CPU Socket Left side.


Legend: 330U_02E_2.5VM, CL175

+VDDNB decoupling : Northbridge power


The diagram illustrates the decoupling circuit for the +VDDNB power supply. It features three capacitors, C42, C43, and C49, all specified as 22uF 0805 6.3V6M. C42 and C43 are connected in parallel between the +VDDNB supply and ground. C49 is connected between the +VDDNB supply and ground. The ground connection is shown as a triangle symbol.




Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6052		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	401851	Rev A
				Date:	Wednesday, January 20, 2010	Sheet 8 of 53



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2008-09-25	Deciphered Date	2009-09-25		Title				
						SCHEMATIC, MB A6052				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Doc. Number				
						401851				
						Date: Wednesday, January 20, 2010				
						Sheet 9 of 53				




Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6052		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	401851	Rev. A
				Date	Wednesday, January 20, 2010	Sheet 10 of 53




< To WLAN >
< To LAN >

< From SB820 : x4 PCIE A-link >

< From S1G4 CPU : x16 HT>



0718 Place within 1" layout 1:2




PCIE I/F GPP

PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528

PART 1 OF 6




PCIE I/F GPP

PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528

PART 1 OF 6




PCIE I/F GPP

PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528

PART 1 OF 6




PCIE I/F GPP

PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528

PART 1 OF 6



PCIE I/F GPP

PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528

PART 1 OF 6




PCIE I/F GPP

PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528

PART 1 OF 6




PCIE I/F GPP



PCIE I/F SB

HYPER TRANSPORT CPU I/F

880MR1@ RS780M_FCBGA528


PART 1 OF 6





Security Classification		Compal Secret Data		Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Document Number	401851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D TO THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, January 20, 2010
				Sheet	14 of 53

< RS880 VSYNC mux at CRT_VSYNC pull High to 3K >



< VSYNC : STRAP_DEBUG_BUS_GPIO_ENABLEb >

Enables the Test Debug Bus using GPIO.

1 : Disable (RX881, RS880)
0 : Enable (RX881, RS880)

PIN: RS880--> VSYNC#


< RS880 use register to control PCI-E configure >

< DFT_GPIO[4:2] : STRAP_PCIE_GPP_CFG[2:0] >

These pin straps are used to configure PCI-E GPP mode.

000 : 00001
001 : 00010
010 : 01011
011 : 00100
100 : 01010
101 : 01100
111 : 01011

< RS880 SUS_STAT# >




< SUS_SATA# : LOAD_EEPROM_STRAPS >

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880:SUS_STAT#

< RS880 use HSYNC to enable SIDE PORT (internal pull high) >



< HSYNC : STRAP_DEBUG_BUS_PCIE_ENABLEb >


RX881: Enables the Test Debug Bus using PCIE bus

1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

RS880: Enables Side port memory (RS780 use HSYNC#)

1. Disable (RS880)
0 : Enable (RS880)

Security Classification	Compal Secret Data			Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
				Date: Wednesday, January 20, 2010	Sheet 15 of 53



SEL_SATA	1	configure as SATA output
	0 *	configure as normal SRC(SRC 6) output * default

27M_SEL	1 *	configure as 27M and 27M_SS output
	0	configure as SRC 7 output * default

Use voltage divider resistor R243 & R244 to pull low

NB_OSC_14.318M	1	configure as single-ended 66MHz output
	0*	configure as differential 100MHz output * default


	OSC 14M_NB
RS880M	1.1V 158R/90.9R

NB CLOCK INPUT TABLE


NB CLOCKS	RX881	RX881
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF

Security Classification	Compal Secret Data			Title		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	401851	Rev A
				Date:	Wednesday, January 20, 2010	Sheet 16 of 53


< CRT CONNECTOR >



< SYNC SIGNAL >



< Display Data Channel >




FOR EMI

Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				Date	Wednesday, January 20, 2010
				Sheet	17 of 53


Compal Electronics, Inc.




SCHEMATIC, MB A6052

< LVDS Connector >







Security Classification		Compal Secret Data		Compal Electronics, Inc. <u>SCHEMATIC, MB A6052</u>	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	401851
				Rev. A	
				Date:	Wednesday, January 20, 2010
				Sheet	18 of 53





ISL6265 PWROK input, TTL level: 0.8V~2.0V


When this pin is high, the SVI interface is active and I2C protocol is running. While this pin is low, the SVC, SVD, and VFIXEN input states determine the pre-PWROK metal VID or VFIX mode voltage. This pin must be low prior to the ISL6265 PGOOD output going high





Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	401851
THIS SHEET OF ENGINEERING INFORMATION IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	20 of 53

Compal Electronics, Inc.

SCHEMATIC, MB A6052






Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	401851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	22 of 53

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1		GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	Inter CLK Gen Mode Enable	EC ENABLE	CLOCKGEN ENABLE		H,H = Reserved	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	Inter CLK Gen Mode Disable	EC DISABLE	CLOCKGEN DISABLE		L,H = LPC ROM	L,L = FWH ROM
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT			




DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



		PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH		USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW		BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function

check default



< SATA ODD Conn >

[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A6052		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	401851	Rev A
				Date:	Wednesday, January 20, 2010	Sheet 25 of 53

[illegible]

WLAN&BT Combo module circuits		
	BT on module Enable	BT on module Disable
BT_CTRL	HI	LO
BT_PWR#	LO	HI


****If +3V_WLAN is +3VS, please remove D21.**

[illegible]


The schematic diagram illustrates the electrical connections for the FOX AS0B226-S40N-7F module. It features three main power input rails at the top: +1.5VS, +3VS, and +3VS. Each rail is equipped with a series of capacitors (CM1, CM2, CM3 for +1.5VS; CM4, CM5, CM6 for +3VS) to filter noise. The +1.5VS rail includes a 0.01uF 0402 25V7K capacitor (CM1), a 0.1uF 0402 16V4Z capacitor (CM2), and a 4.7uF 0805 10V4Z capacitor (CM3). The +3VS rail includes a 0.01uF 0402 25V7K capacitor (CM4), a 0.1uF 0402 16V4Z capacitor (CM5), and a 4.7uF 0805 10V4Z capacitor (CM6). The bottom section shows a 28-pin connector labeled JWLAN. Pins 1 through 28 are connected to various signals. Pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, and 53 are connected to ground. Pins 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, and 52 are connected to +1.5VS. Pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, and 53 are connected to +3VS. The module is identified as FOX AS0B226-S40N-7F.

Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, MB A6052	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A	
				Document Number	401851
Date:	Wednesday, January 20, 2010	Sheet	28	of	53


Codec



Beep sound




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009-02-12		Deciphered Date		2009-02-12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		401851		Rev A			
Date		Wednesday, January 20, 2010		Sheet		29		of 53			

Speaker Connector




HeadPhone/LINE Out JACK


Ext.MIC/LINE IN JACK




Audio & USB Sub-Board Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Title	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	401851	A
				Date:	Wednesday, January 20, 2010	Sheet 30 of 53



< ROM Part >




< MDC 1.5 Conn >



< LPC Debug Port >



Please place the PAD under DDR DIMM.



< KEYBOARD Conn >




< For EMI >




Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	Rev A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
Date				Wednesday, January 20, 2010	Sheet 32 of 53


< Power Button for Debug >







< Power Button Circuit >



< TP on & off BTN on M/B>




Sub-B Connector




LED Circuit



DC-IN LED




HDD LED



SCREW




PCB Federal Mark PAD




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
				Date: Wednesday, January 20, 2010	Sheet 33 of 53


< +5VALW TO +5VS >




< +1.5V TO +1.5VS >




< +3VALW TO +3VS >




< +1.1VALW TO +1.1VS >





< +1.1VALW TO +NB_CORE >





< Inversion of SYSON, SUSP#, VLDT_EN, EC_ON >



< Discharge circuit >




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
				Date:	Wednesday, January 20, 2010
				Sheet	34 of 53





216-0729002 A12 M06_BGA062


@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHEMATIC,MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	35 of 53












<i>SCHEMATIC, MB A6052</i>			
Size Custom	Document Number 401851		Rev A
Date:	Wednesday, January 26, 2010	Sheet	49 of 60





Security Classification			Compal Secret Data		Title
Issued Date	2008-09-25	Deciphered Date	2009-09-25		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Compal Electronics, Inc. SCHEMATIC, MB A6052 Document Number 401851 Date: Wednesday, January 20, 2010 Sheet 41 of 53




GPU by the system BIOS		GPU by VBIOS	
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)	
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]	
0 0 0	128MB	1 0 0	
0 0 1	256MB	(M25P05A)	
0 1 0	64MB		



GPIO5_AC_BATT TEST



External VGA Thermal Sensor



STRAPS

+3VS_DELAY

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	0
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA Controller ENABLED	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable External BIOS device	0
ROMIDCFG(2:0)	GPIO[13:11]	ROM Configurations	0 0 1
VIP_DEVICE_STRAP_ENA	VSYNC_DAC2	IGNORE VIP DEVICE STRAPS	0
AUD[1]	HSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	1 1
AUD[0]	VSYNC		
RSVD	HSYNC_DAC2		0
RSVD	GENERICC		0

AMD RESERVED CONFIGURATION STRAPS




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

HSYNC_DAC2 GENERICC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET



GPIO_28_TDO GPIO21_BB_EN

STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 2,1,0
VRAM_ID[2:0]	DVPPDATA (2,1,0)	Park M2	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C	SA000032400	0 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	0 0 1
			1G 128Mx16 (x4)	HYN		0 1 0 (Reserve)
			1G 128Mx16 (x4)	SAM K4W2G1646B-HC12	SA00003M000	0 1 1 (Reserve)
		Madison M2	1G 64Mx16 (x8)	HYN H5TQ1G63BFR-12C	SA000032400	1 0 0
			1G 64Mx16 (x8)	SAM K4W1G1646E-HC12	SA000035700	1 0 1
			2G 128Mx16 (x8)	HYN		1 1 0 (Reserve)
			2G 128Mx16 (x8)	SAM K4W2G1646B-HC12	SA00003M000	1 1 1 (Reserve)




Security Classification	Compal Secret Data			Title		
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Rev	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401851		A
				Date: Wednesday, January 20, 2010	Sheet 43 of 53	

DC30100A700








Vin Detector

High 18.384 17.901 17.430
Low 17.728 17.257 16.976




RTC Battery




Precharge detector 15.97V/14.84V FOR ADAPTOR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC,MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401851
				Date	Wednesday, January 20, 2010
				Sheet	44 of 53




Rtmh at 95C = 6.64K, Rtml at 57C = 25.1K
Rset = 3 * 6.64K = 19.92K ==> 19.6K
Rhyst = (20K * 25.1K) / (3 * 25.1K - 20K) = 9.078K ==> 9.09K



PH2 near main Battery CONN :
BAT. thermal protection at 95 degree C
Recovery at 48 degree C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHMATIC,MB A6052
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	401851
				Date:	Wednesday, January 20, 2010
				Sheet	45 of 53



CP mode
 $V_{acLim} = 2.39 * (R_b // 152K) / (R_t // 152K + R_b // 152K)$
 $I_{in} = (1/PR49) * ((0.05 * V_{acLim}) / (2.39 + 0.05))$
where $V_{acLim} = 1.09986V$, $I_{in} = 3.65A$
 $V_{acLim} = 0.7717V$, $I_{in} = 4.41A$
 $V_{acLim} = 0.4204V$, $I_{in} = 5.88A$

CC=0.25A~3A
IREF=0.9133*Icharge
IREF=0.228V~2.74V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V

CELLS	VDD	GND	Float
CELL number	4	3	2


(75W) $I_{in} = 2.512 ADP_I$
(120W) $I_{in} = 3.35 ADP_I$
 $V_{in} = 7.57 ADP_V$

$I_{ada} = 0 \sim 3.421A (65W)$ CP=3.15A PR49=0.02, PR72=75k, PR75=20k
 $I_{ada} = 0 \sim 3.947A (75W)$ CP=3.63A PR49=0.02, PR72=24k, PR75=20k
 $I_{ada} = 0 \sim 4.737A (90W)$ CP=4.36A PR49=0.015, PR72=53.6k, PR75=20k
 $I_{ada} = 0 \sim 6.316A (120W)$ CP=5.81A PR49=0.015, PR72=8.25k, PR75=26.7k
CP= 92%*Iada




I_{peak} = 5A
I_{max} = 3.5A
F = 305K

Total capacitor 220uF
ESR = 15mohm

Total capacitor 220uF
ESR = 15mohm




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title SCHEMATIC, MB A6052			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custpm	401851	A	
				Date:	Wednesday, January 20, 2010	Sheet 47 of 53	



Security Classification	Compal Secret Data			Title	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401851	A
Date: Wednesday, January 20, 2010				Sheet	53

AA



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	<i>SCHMATIC, MB A6052</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROYAL CANADIAN MOUNTED POLICE (RCMP) TO ANY OTHER DEPARTMENTAL AUTHORITY BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc #	Document Number	Rev
				401851	401851	A
				Date:	Wednesday, January 20, 2010	Sheet 50 of 53

PIR (Product Improve Record)
NALAE LA-6052P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST
1	2009/12/14	33	Change JLEDB pin define as customer request
2	2009/12/14	25,28,30	Delete JODDB, JBT and JUSBB support pin
3	2009/12/14	33	Change JPOWER Pin2 from GND to NC
4	2009/12/15	28	Add R95 at WLAN Pin5 for BT/WLAN combo Mini Card
5	2009/12/15	25,30	Change U11, U25 P/N from SA00002XX00 to SA000033H00
6	2009/12/15	28	Reverse JBT pin definition
7	2009/12/16	27	Change CC2 from 0.1u to 100P (SE071101J00), and add BOM structure @
8	2009/12/17	33	Cgange JPOWER footprint to ACES_87151-1207_12P (ZIF_上接點)
9	2009/12/17	33	Cgange JTPB footprint to P-TW0_161011-04021_4P-T (NO ZIF), and reverse pin definition
10	2009/12/17	33	Cgange JLEDB footprint to ACES_85201-1205N_12P (ZIF_上接點)
11	2009/12/17	25	Cgange JUSBB footprint to ACES_85201-20051_20P (ZIF_上接點)
12	2009/12/17	33	Change H36, H37 footprint from H_3P3 to H_3P8

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/5/18	Deciphered Date	2008/5/18	Title
				SCHEMATIC,MB A6052	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		401851		A	
Date: Wednesday, January 20, 2010		Sheet		52	of 53

Version Change List (P. I. R. List) for Power Circuit

Page#	Item Title	Solution Description
DVT : modification from EVT		
P48	change voltage divider to less than 10K	change PR104, PR111, PR112 to 10K; PR103 to 4.75K
P48	change 1.1V, 1.5V OCP value	change PR102, PR110 to 6.19K
P49	enlarge output cap	change PC88, PC89 to 22uF(SE000000I10)
P50	don't use NIPPON cap	change PC98, PC99 to SF000000S80
P50	pull high RTN1 1.5V	change PR150 to mount
P51	APW7138 pin6 is NC	change PR170, PC154, PC156 to unmount
P47	choke need to meet thermal module height	change PL6, PL7 to SH0000006380
P46	change system power from 90W to 120W	change PR72 to 8.25K, PR75 to 26.7K; PQ11 to mount
P50	production line request	change PC98, PC99 to 68uF; add PC160, PC161 68uF
P46	EMI request for ISN issue	add PC162, PC163, PC164 10uF 1206
P49	mount snubber circuit	mount PR165, PC91
P45	OTP setting common	change PR30 and PR31 to 19.6K; PR34 to 7.87K; PR33 to 8.66K
P49	change IC to low cost	change PU9 and PU11 to RT9173
P49	change VDDR(1.05V) circuit to switchable	add PR193, PR194, PR195 & PQ48