

Compal confidential


Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_PM+ICH9-M core logic

2009-02-13

REV : 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/12/10	Deciphered Date	2008/12/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4731P Rhett discrete
				Date	Rev
				Friday, February 13, 2009	0.1
				Sheet	1 of 51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram	
Size	Document Number	Rev		Date	
Custom	LA-4731P Rhett discrete	0.1		Thursday, February 12, 2009	
Sheet		2		of 51	

Voltage Rails

O MEANS ON

X MEANS OFF

power plane				+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS +NVVDD +PCIE
State	+B	+5VALW +3VALW	+1.8V	
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

BOM

NB	SA00002JJ80	R1	FRU
NB	SA00002JJE0	R3	
SB	SA00002JH50	R1	FRU
SB	SA00002JHB0	R3	

@ :	means just reserve , no build
45@ :	means need be mounted when 45 level assy or rework stage.
DEBUG@ :	means just reserve for debug.
BATT @ :	means need be mounted when 45 level assy or rework stage.
CONN@ :	means ME part
ESATA @ :	means just reserve for ESATA
GS @ :	means just reserve for G sensor
FP @ :	means just reserve for Finger Print
NewC@ :	means just reserve for New card
Main@ :	means just reserve for Main stream
OPP@ :	means just reserve for OPP
2MiniC@ :	means just reserve for 2nd Mini card slot
PA @ :	means just reserve for PA
PR @ :	means just reserve for PR

Symbol Note :

: means Digital Ground

: means Analog Ground

- USB assignment:
- USB-0 Right side(with ESATA)
 - USB-1 Left side
 - USB-2 Left side
 - USB-3 Dock
 - USB-4 Camera
 - USB-5 WLAN
 - USB-6 Bluetooth
 - USB-7 Finger Printer
 - USB-8 MiniCard(WWAN/TV)
 - USB-9 Express card
 - USB-10 X
 - USB-11 X

- PCIe assignment:
- PCIe-1 TV tuner/WWAN/Robeson
 - PCIe-2 X
 - PCIe-3 WLAN
 - PCIe-4 GLAN (Marvell)
 - PCIe-6 New Card

SMBUS Control Table


	SOURCE	INVERTER	BATT	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK CHIP	MINI CARD	Sensor board	N10M Thermal Sensor	N10M	G-sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	V	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	V	V	X
ICH_SMBCLK ICH_SMBDATA	ICH9	X	X	X	X	V	V	V	X	X	X	V

NB9M SMBUS Control Table


	SOURCE	LVDS	CRT	HDMI	HDCP
DDC2_DATA DDC2_CLK	N10M	V	X	X	X
3VDDCDA 3VDDCCL	N10M	X	V	X	X
HDMIDAT_VGA HDMICLK_VGA	N10M	X	X	V	X
HDCP_SDA HDCP_SCL	N10M	X	X	X	V





I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0




JAL50 Discrete power sequence AC mode







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Penryn(1/3)-AGTL+/ITP-XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Document Number	Monday, February 16, 2009
				Sheet 6	of 51




* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.



Length match within 25 mils. The trace width/space/other is 20/7/25.







Mid Frequency Decoupling

Near CPU CORE regulator

ESR <= 1.5m ohm
Capacitor > 1980uF




Inside CPU center cavity in 2 rows



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Penryn(3/3)-AGTL+/ITP-XDP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4731P Rhett discrete	0.1
				Date	Thursday, February 12, 2009	Sheet 8 of 51

15 DDR_A_D[0..63]



CANTIGA ES_FCBGA1329

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2
SA_RAS#
SA_CAS#
SA_WE#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

BD21 DDR A BS0
BG18 DDR A BS1
AT25 DDR A BS2
BB20 DDR A RAS#
BD20 DDR A CAS#
AY20 DDR A WE#
AM37 DDR A DM0
AT41 DDR A DM1
AY41 DDR A DM2
AU39 DDR A DM3
BB12 DDR A DM4
AT6 DDR A DM5
AT7 DDR A DM6
AJ5 DDR A DM7
AJ44 DDR A DQS0
AT44 DDR A DQS1
BA43 DDR A DQS2
BC37 DDR A DQS3
AW12 DDR A DQS4
BC1 DDR A DQS5
AU8 DDR A DQS6
AM7 DDR A DQS7
AJ43 DDR A DQS#0
AT43 DDR A DQS#1
BA44 DDR A DQS#2
BD37 DDR A DQS#3
AY12 DDR A DQS#4
BD8 DDR A DQS#5
AU9 DDR A DQS#6
AM8 DDR A DQS#7
BA21 DDR A MA0
BC24 DDR A MA1
BG24 DDR A MA2
BH24 DDR A MA3
BG25 DDR A MA4
BA24 DDR A MA5
BG24 DDR A MA6
BG27 DDR A MA7
BF25 DDR A MA8
AW24 DDR A MA9
BC21 DDR A MA10
BG26 DDR A MA11
BH26 DDR A MA12
BH17 DDR A MA13
AY25 DDR A MA14

DDR_A_DM[0..7] 15

DDR_A_DQS[0..7] 15

DDR_A_DQS#[0..7] 15

DDR_A_MA[0..14] 15

16 DDR_B_D[0..63]



CANTIGA ES_FCBGA1329

DDR SYSTEM MEMORY B

SB_BS_0
SB_BS_1
SB_BS_2
SB_RAS#
SB_CAS#
SB_WE#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

BC16 DDR B BS0
BB17 DDR B BS1
BB33 DDR B BS2
AU17 DDR B RAS#
BG16 DDR B CAS#
BF14 DDR B WE#
AM47 DDR B DM0
AY47 DDR B DM1
BD40 DDR B DM2
BF35 DDR B DM3
BG11 DDR B DM4
BA3 DDR B DM5
AP1 DDR B DM6
AK2 DDR B DM7
AL47 DDR B DQS0
AV48 DDR B DQS1
BG41 DDR B DQS2
BG37 DDR B DQS3
BH9 DDR B DQS4
BB2 DDR B DQS5
AU1 DDR B DQS6
AN6 DDR B DQS7
AL46 DDR B DQS#0
AV47 DDR B DQS#1
BH41 DDR B DQS#2
BH37 DDR B DQS#3
BG9 DDR B DQS#4
BC9 DDR B DQS#5
AT2 DDR B DQS#6
AN5 DDR B DQS#7
AV17 DDR B MA0
BA25 DDR B MA1
BC25 DDR B MA2
AU25 DDR B MA3
AW25 DDR B MA4
BB28 DDR B MA5
AU28 DDR B MA6
AW28 DDR B MA7
AT33 DDR B MA8
BD33 DDR B MA9
BB16 DDR B MA10
AW33 DDR B MA11
AY33 DDR B MA12
BH15 DDR B MA13
AU33 DDR B MA14


DDR_B_DM[0..7] 16

DDR_B_DQS[0..7] 16


DDR_B_DQS#[0..7] 16



DDR_B_MA[0..14] 16

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2008/11/04	Deciphered Date	2008/11/04	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Cantiga(2/6)-DDR2 A/B CH			
					Size	Document Number		Rev
					Custom	LA-4731P Rhett discrete		0.1
Date:		Monday, February 16, 2009		Sheet 10 of 51				




CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The ITPM Host Interface is enable 1 = The ITPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1=(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.






Security Classification		Compal Secret Data		Title		
Issued Date		Deciphered Date		2008/11/04		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				2008/11/04		
Date:		Monday, February 16, 2009		Sheet 14 of 51		



Compal Electronics, Inc.			
Cantiga(6/6)-PWR/GND			
Size	Document Number	Rev	
Custom	LA-4731P Rhett discrete	0.1	




Layout Note:
Place near
JP3



Layout Note:
Place one cap close to every 2
pullup
resistors terminated to +0.9VS



Layout Note:
Place these resistor
closely JP3,all
trace length Max=1.5"




SO-DIMM A



Security Classification			Compal Secret Data		2008/11/04		Title	
Issued Date			Deciphered Date		2008/11/04		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							DDR II-SODIMM SLOT1	
Size			Document Number		L4-4731P Rhett discrete		Rev	
Date			Monday, February 16, 2009		Sheet		15 of 51	




Layout Note:
Place near
JP10



Layout Note:
Place one cap close to every 2
pullup
resistors terminated to +0.9VS





Layout Note:
Place these resistor
closely JP3,all
trace length Max=1.5"







SO-DIMM B

Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2008/11/04		Deciphered Date		2008/11/04		Title			
								DDRII-SODIMM SLOT2			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev	
									LA-4731P Rhett discrete	0.1	
								Date:	Monday, February 16, 2009	Sheet	16 of 51


CRT Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2008/11/04		Deciphered Date		2008/11/04		Title		
								CRT Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev
									LA-4731P Rhett discrete	0.1
								Date:	Monday, February 16, 2009	Sheet




USB Camera Power




Security Classification		Compal Secret Data		Title	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	LCD CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4731P Rhett discrete	
				Date	Monday, February 16, 2009
				Sheet	19 of 51


LVDS & DAC Interface



PEG Interface




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>					
Issued Date		2009/11/04		Deciphered Date		2008/11/04		Title	
								<i>PEG & LVDS & DAC</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R/D TO ANY OTHERS OR AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Documnet Number <i>LA-4731P_Rhd.docx</i> Date <i>Monday, February 28, 2009</i> Issue <i>20</i> of <i>61</i>	







Straps

MULTI LEVEL STRAPS





GPI0	I/O	ACTIVE	USAGE
GPI00	IN	N/A	Primary DVI Hot-plug
GPI01	IN	N/A	2nd DVI Hot-plug
GPI02	OUT	H	Panel Back-Light PWM
GPI03	OUT	H	Panel Power Enable
GPI04	OUT	H	Panel Back-Light Enable
GPI05	OUT	N/A	NVDD VID0
GPI06	OUT	N/A	NVDD VID1
GPI07	OUT	N/A	FBVDD VID0
GPI08	IN	L	Thermal Alert
GPI09	OUT	L	FAN PWM
GPI010	OUT	N/A	FBVref Select
GPI011	OUT	N/A	SLI SYNC0
GPI012	IN	N/A	AC Detect
GPI013	OUT	L	PS Control or HDMI_CEC
GPI014	OUT	H	PS Control



Security Classification		Compul Secret Data		Compul Electronics, Inc. Straps & HDMI 1A-4731P Rhett discrete	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMISSION FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC.				Size	Rev 0

VRAM Interface





Security Classification		Compel Secret Data		Title	
Issued Date	2006/11/04	Deciphered Date	2006/11/04	Compel Electronics, Inc. VRAM / GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPTEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR FIRM OR BE REPRODUCED OR DISCLOSED BY COMPTEL ELECTRONICS, INC. NEITHER THIS SHEET NOR INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPTEL ELECTRONICS, INC.				Size	Document Number
				A4 Date: <u>Monday, Feb 16, 2006</u>	New 6.1
				Date: <u>Monday, Feb 16, 2006</u>	Sheet 22 of 51



VRAM DDR2 chips (256MB & 512MB)

32Mx16 DDR2 400MHz *4==>256MB


64Mx16 DDR2 400MHz*4==>512MB




DDR2 BGA MEMORY



DDR BGA MEMORY





DATA Bus		
Address	0...31	32...63
CMD0	A3	
CMD1	A0	A0
CMD2	A2	
CMD3	A1	A1
CMD4		A3
CMD5		A4
CMD6		A5
CMD7		
CMD8	CS#	CS#
CMD9	WE#	WE#
CMD10	BA0	BA0
CMD11	CKE	CKE
CMD12	ODT	ODT
CMD13		
CMD14	A12	A12
CMD15	RAS#	RAS#
CMD16	A11	A11
CMD17	A10	A10
CMD18	BA1	BA1
CMD19	A8	A8
CMD20	A9	A9
CMD21	A6	A6
CMD22	A5	
CMD23	A7	A7
CMD24	A4	
CMD25	CAS#	CAS#
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		
CMD29		
CMD30		



Security Classification		Compal Secret Data		Title	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Channel A EXT. 256M_1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1	
Date: Monday, February 16, 2009				Sheet 7 of 16	





64Mx16 DDR2 400MHz*4==>512MB



22 CLK_A1


R267
475_0402_1%

22 CLK_A1#




A16 swap override Strap

PCI_GNT3#	Low= A16 swap override Enble High= Default *
-----------	---




Boot BIOS Strap




PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-4731P Rhett discrete		
				Size	Document Number	Rev
					Monday, February 16, 2009	0.1
				Sheet	25	of 51




XOR CHAIN ENTRANCE STRAP:RSVD




12/12 MODIFY




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2008/11/04		2008/11/04		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2008/11/04		L4-4731P Rhett discrete	
Date		Monday, February 16, 2009		Sheet	
		26		of	
		51		Rev	
		0.1			









HDD Connector



CD-ROM Connector





















Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title	HDD & CDROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-4731P Rhett discrete	0.1
				Date	Monday, February 16, 2009	Sheet 29 of 51

LAN Conn.

Security Classification		Compal Secret Data		Compal Electronics, Inc. Realtek 8111DL Giga_LAN	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0
				Document Number LA-4731P Rhett discrete	
Date: Monday, February 16, 2009				Sheet	30 of 51


SIM card Connector

11/17 Reserve UIM_DATA
PU to UIM_PWR




New Card

Express Card Power Switch




internal pull high to 3.3Vaux-in
EC need setting at Hi-Z & output Low





Close to
JEXP

Near to Express Card slot.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2008/11/04		2008/11/04		WLAN, WWAN, New Card	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		LA-4731P Rhett discrete		Rev	
		Date: Monday, February 16, 2009		Sheet 31 of 51	






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2008/11/04	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2008/11/04		Compal Electronics, Inc. USB CardReader&CONN Size Custom Document Number LA-4731P Rhett discrete Date: Monday, February 18, 2009 Sheet 32 of 51	
				Rev 0.1	

(4.75V(4.56~4.94V))





AMP. FOR INTERNAL SPEAKER

GAIN1	GAIN0	Av (inv)
0	0	10dB
0	1	12dB
1	0	15.6dB
1	1	21.6dB






SI-1 Add Audio board connector

Audio connector




Security Classification	Compal Secret Data		Title	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	AMP & Audio Jack
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number LA-4731P Rhett discrete
				Rev 0.1
				Date Monday, February 16, 2009
				Sheet 34 of 51


Right side ESATA/USB combination Connector




USB cable connector for Right side



Finger printer




BT Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	USB, BT, eSATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4731P	Rheu discrete
				Date	Monday, February 16, 2009
				Sheet	35 of 51
				Rev	0.1

SPI ROM










Acceleromter-1



Must be placed in the center of the system.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4731P Rhett discrete	
				Date	Monday, February 16, 2009
				Sheet	36 of 51
				Rev	0.1



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2008/11/04		Deciphered Date		2008/11/04		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LED, TP,KBL,Cab sensor boar					
						Size		Document Number		Rev	
								LA-4731P Rhett discrete		0.1	
						Date:		Monday, February 16, 2009		Sheet 38 of 51	

+5VALW to +5VS Transfer


The diagram illustrates the +5VALW to +5VS Transfer circuit. It features a Si7326DN-T1-E3_PAK1212-8 MOSFET (U32) configured as a source follower. The gate is driven by +5VALW through a 330K_0402_5% resistor (R636) and a 10U_0805_10V4Z capacitor (C760). The drain is connected to +5VS through a 10U_0805_10V4Z capacitor (C761). The source is connected to the SUSP line through a 2N7002DW-7-F_SOT363-6 MOSFET (Q34A) and a 4700P_0402_25V7K capacitor (C765). A 0.1U_0402_16V4Z capacitor (C762) is connected between the drain and source. The circuit is labeled with component values and part numbers.

+3VALW to +3VS Transfer

The schematic diagram illustrates the transfer of power from the +3VALW input to the +3VS output. Key components include:


- Resistors:** R649 (330K_0402_5%) and R648 (470_0402_5%).
- Capacitors:** C759 (10U_0805_10V4Z), C763 (10U_0805_10V4Z), C764 (0.1U_0402_16V4Z), and C769 (0.01U_0402_25V7K).
- MOSFET:** SiT326DN-T1-E3_PAK1212-8 U33.
- Diode:** Q34B (2N7002DW-7-F_SOT363-6).
- Labels:** RUNON_3VS and SUSP.

-






[illegible]

Discharge circuit


The discharge circuit is composed of seven parallel branches, each containing a resistor (R641-R647) and a MOSFET (Q38A-Q44A). The resistors are 470_0402_5% and the MOSFETs are 2N7002_SOT23-3. The gates of the MOSFETs are connected to various signals: Q38A to SUSP, Q38B to SUSP, Q40A to SYSON#, Q41 to SUSP, Q42 to SUSP, Q40B to SUSP, and Q44A to SUSP. The sources of the MOSFETs are connected to ground. The drains of the MOSFETs are connected to the positive supply rails: +5VS, +3VS, +1.8V, +1.5VS, +VCCP, +0.9V, and +1.8VS.



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2008/11/04	Deciphered Date	2008/11/04	Title DC/DC Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		Rev
						LA-4731P Rhett discrete	0.1
				Date	Monday, February 16, 2009	Sheet	39 of 51






HDMI Connector




for HDMI certification


Security Classification		Compal Secret Data		Title	
Issued Date	2008/11/04	Deciphered Date	2008/11/04	HDMI LS & Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4731P Rhett discrete
				Date	Monday, February 16, 2009
				Sheet	40 of 51
				Rev	0.1




PH1 under CPU bottom side :
CPU thermal protection at 90 + -3 degree C




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/05/29				Title			
Deciphered Date				2008/05/29				DC Connector/CPU OTP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Monday, February 16, 2009				Sheet 41 of 51			
Size				Document Number				Montevina Consumer Discrete			
Rev				0.1							



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		3.3VALWP/5VALWP	
2007/08/02		2008/08/02		LA-4481P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Document Number		0.1	
		Date		Monday, February 16, 2009	
		Sheet		43 of 51	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Consumer Discrete	
				Date:	Monday, February 16, 2009
				Sheet	44 of 51
				Rev	0.1



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		+CPU_CORE	
Size	Document Number	Rev	
Custom		0.1	
Date:	Monday, February 16, 2009	Sheet	46 of 51



Version Change List (P. I. R. List) for Power Circuit

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1							
2							
3							
4							

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Power Changed-List History-1			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				Size	Document Number		
				Custom	LA-4111P		
Date:	Thursday, February 12, 2009	Sheet	48	of	51	Rev	0.1

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
1	CardReader clock issue	17	Using USB_0 for CLK_48M_CR	2008/10/08	SI-1
2	Debug Card issue	31	Connect PLT_RST# to JP7.A17	2008/10/08	SI-1
3	delete VGA external thermal sensor layout location for layout space limitation	29	Del U6,C348,C350	2008/10/08	SI-1
4	Add Audio board	34	Add JAUDIO connector for audio board	2008/10/08	SI-1
5	delete VGA JTAG for layou space limitation	29	Delete T47,T48,T49,T50,T51	2008/10/08	SI-1
6	Cap board issue	38	Change Cap board power rail to +3VL	2008/10/08	SI-1
7	Change JFPR to 6 pin connector	35	change JFPR	2008/10/08	SI-1
8	Change FAN control circuit to voltage control	6	Add U51,D17,R50,C41	2008/10/08	SI-1
9	Delete HDA SSC	26	Remove U44 for layout spacing	2008/10/08	SI-1
10	For PR mini card connector	31	Add R2252 -- R2261	2008/10/08	SI-1
11	PA/PR CardReader LED	32	D72 for PA, D71 for PR	2008/10/08	SI-1
12	EMI request	33	Change R2205 to L76	2008/10/08	SI-1
13	change MIC to 2pin and add SPK connector	34		2008/10/08	SI-1
14	Speaker L & R reverse	34		2008/11/20	SI-2
15	JFPR change to 4 pin	40	Add U58,C2265	2008/11/20	SI-2
16	add buffer on detect pin for certification item 7-12	34		2008/11/20	SI-2
17	Bom Error [Bug: BT led fail]	38	Change D20's Part number to SCA00000G00	2008/12/10	PV
18	Realtek suggest us to change Cap value	30	Change C2193 value from 0.1uF to 1uF	2008/12/10	PV
19	Slove WWLAN Noise : Add Cap X4 [to GND]	26	C499 and C2130 default mount, Add C2266 and C2267 [12 PF]	2008/12/10	PV
20	Slove WWLAN Noise:Add Cap,change R191val	37	Add C2268 [22PF] on R191.2 to GND and R191 change to 47 ohm	2008/12/10	PV
21	Slove WWLAN Noise:C356,C357 default mou	21	C356 and C357 default mount	2008/12/10	PV
22	Slove SMT issue	37	Change U30 FOOTPRINT [fromKB926QFA1 LQFP128_14X14 change to ECE5028-NU_VTQFP128_14X14]		PV
23	Slove SMT issue	37	Change JKB FOOTPRINT [from ACES_85202-24051_24P change to ACES_85202-24051_24P-S]	2008/12/10	PV
24	Slove ESD issue	26	ADD C2269 [0.1uF] on BATT1.1 trace (pin 1)	2008/12/17	PV
25	Slove ESD issue	33	Add one Diode [D73] on MIC_EXTR, MIC_EXTL (near chip side)	2008/12/17	PV
26	Slove ESD issue	33	Change cap value [C2270,C2271,C2272,C2273] to 0.1uF	2008/12/17	PV
27	Slove Audio issue	34	Change cap value to 2.2uF [C2239,C2240]	2008/12/17	PV
28	Slove non-RoHS Part	30	Change C2157,C2160,C2215 and C2217 Part number [from SE070104Z00 to SE070104Z80]	2008/12/17	PV

Item	Fixed Issue	(Reason for change)	PAGE	Modify List	Date	Phase
1						
2						
3						
4						
5						
6						
7						
8						
9						
10						
11						
12						
13						
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						
24						
25						
26						
27						
28						

Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2008/11/04		Deciphered Date		2008/11/04		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HW PIR						
						Size		Document Number			Rev	
								LA-4731P Rhett discrete			0.1	
Date:						Thursday, February 12, 2009		Sheet 51 of 51				