


Compal confidential

Schematics Document

Mobile Arrandale rPGA989 with
Intel PCH (Ibex Peak-M) core logic

2009-10-23 Rev 1.0

Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Cover Sheet		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Calpella DIS LA-4107P	1.0
Date:				Monday, November 09, 2009	Sheet	1 of 55



O MEANS ON X MEANS OFF

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +0.75VS +VCCP +CPU_CORE +1.05VS +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

 : means Digital Ground

 : means Analog Ground

[illegible]

USB-0	Right side
USB-1	Right side
USB-2	Left side(with ESATA)
USB-3	Docking
USB-4	Camera
USB-5	WLAN
USB-6	X
USB-7	X
USB-8	MiniCard(WWAN/TV)
USB-9	New card
USB-10	Cardreader
USB-11	Finger Printer
USB-12	BT

PCle-1	WWAN
PCle-2	WLAN
PCle-3	LAN
PCle-4	New card
PCle-5	X
PCle-6	X

SATA0	HDD
SATA1	ODD
SATA2	X
SATA3	X
SATA4	ESATA
SATA5	Mult-Bay

	SOURCE	XDP	BATT	Thermal Sensor	SODIMM	CLK CHIP	WLAN WWAN	M93 Thermal Sensor	NB10M-GE	Cap sensor board	NEW CARD	G sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	X	X	X	X	X	X	V	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	X	X	X	X	X	X	X	X
SMBCLK SMBDATA	PCH	V	X	X	V	V	V	X	X	X	V	V
SML0CLK SML0DATA	PCH	X	X	X	X	X	X	X	X	X	X	X
SML1CLK SML1DATA	PCH	X	X	X	X	X	X	X	X	X	X	X
		+3VS	+5VL		+3VS	+3VS	+3VALW			+5VL	+3VALW	+3VS

	SOURCE	LVDS	CRT	HDMI
D_EDID_DATA D_EDID_CLK	M93	V	X	X
D_CRT_DDC_DATA D_CRT_DDC_DATA	M93	X	V	X
HDMDAT_VGA HDMICK_VGA	M93	X	X	V

PA: PJ1, PJP903, PJP301, PJP302, PJP303, PJP304, PJP401, PJP601, PJP602, PJP603, PJP501, PJP901, PJP902

OPP: PJP1, PJP301, PJP302, PJP303, PJP304, PJP401,
PJP601, PJP602, PJP603, PJP501, PJP901, PJP902, JP303

Stand-off Location: H12, H14


DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0
G sensor	1D	0 0 0 1 1 1 0 1

NAL70 SKUs

PCB part number
PCB DA80000GL00
PA DAZ0BI00200
OPP DAZ0BI00300





PCH version
A1 QV73 SA00002KV10
B0 QLLT SA00002KV30
B1 QMGS SA00002KV60
B3 QMNT SA00003N730

Security Classification	Compal Secret Data			Compal Electronics Inc. Notes List		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Calpella DIS LA-4107P	1.0
				Date	Monday November 09 2009	Sheet 3 of 55



Calpella Discrete power on sequence				97.09.16.	Spec	define	min	Max
	Vin							
	B+							
	+3VL							
	+5VALW/+3VALW							
EC->PCH	RSMRST#	→ T1 ←			T1, >10ms, +3VALW to RSMRST#	T03	10 ms	-
	ON/OFF#	→ T2 ←			T2, User define			
EC->PCH	PWRBTN_OUT#	→ T3 ←			T3, 150ms, T4, 100ms			
PCH->EC	SLP_S5#	→ T5 ←			T5, >100ms, RSMRST# to SLP_S5#	T07	100 ms	-
PCH->EC	SLP_S4#	→ T6 ←			T6, >30us, SLP_S5# to SLP_S4#	T08	30 us	-
EC->PWR	SYSON	→ T7 ←			T7, 10ms, SLP_S3# to SYSON			
	+1.5V							
PCH->EC	SLP_S3#	→ T8 ←			T8, >30us, SLP_S4# to SLP_S3#	T09	30 us	-
EC->PWR	SUSP#	→ T9 ←			T9, 20ms, SLP_S3# to SUSP#			
	+5VS/+3VS/+1.8VS/+1.5VS/+1.05VS/+VCCP							
PWR->CPU	VITPWRGOOD	→ T10 ←			T10, VCCP stable to VITPWRGOOD assertion to the processor	T13	0.0001 ms	500 ms
EC->PWR	VR_ON	→ T11 ←			T11, >130ms, SLP_S3# to VR_ON	T16	99 ms	-
	+CPU_CORE	→ T12 ←			T12, Intel MVP soft start ramp-up time of +VOC_CORE	T17	-	3 ms
PWR->Clock	IMVP_CLK_EN#	→ T13 ←			T13, Duration Intel MVP V-boot, timing set by IMVP6.5	T18	10 us	100 us
	CLKIN_BCLK			Stable				
PWR->PCH or(EC->PCH)	VGATE or(PWROK)	→ T14 ←			T14, CLKIN_BCLK stable to VGATE assertion	T19	1 ms	-
PWR->PCH	PWROK	→ T15 ←			T15, IMVP_CLK_EN# to VGATE assert, Timing set by MVP6.5	T20	3 ms	20 ms
PWR->PCH	SYS_PWROK							
	MEPWROK				MEPWROK connect to PWROK (iAMT disable)			
	DRAMPWROK	→ T16 ←			T16, +1.5V stable to DRAMPWROK assertion. Timing set by PCH	T22	100 ns	-
	CLKOUT_BCLK	→ T17 ←			T17, VGATE assertion to DRAMPWROK assertion, Timing set by PCH	T23	1 ms	-
PCH->CPU	PROCPWRGD	→ T18 ←			T18, CLKOUT_BCLK stable to VCCPWRGOOD_0 - VCCPWRGOOD_1 assertion to Processor. Timing set by	T24	10 BCKS	-
	VCCPWRGOOD_0	→ T19 ←			T19, VITPWRGD to VCCPWRGOOD assertion, Timing set by PCH	T25	1 ms	-
	VCCPWRGOOD_1	→ T20 ←			T20, VGATE assertion to VCCPWRGOOD assertion, Timing by PCH	T26	1 ms	100 ms
		→ T21 ←			T21, VCORE stable to VCCPWRGOOD assertion	T27	0.05 ms	-
PCH->N.C.	SUS_STAT#	→ T22 ←			T22, VCCPWRGOOD to SUS_STAT#, timing default is 1ms	T28	0.03 ms	-
PCH->Device	PLT_RST#	→ T23 ←			T23, SUS_STAT# to PLTRST#, timing set by PCH	T29	60 us	-

Design guide
1.11update, PLTRST series R28
resistor 1.5K, PL 750_0402_1%
resistor 750 ohm



2009.08.12 Remove the XDP connector

The top diagram illustrates the removal of the XDP connector by connecting the VCCP supply to the XDP pins. The pins are labeled XDP_TDI, XDP_TMS, XDP_PREQ#, XDP_TDO, and XDP_TCK. Each pin is connected to a resistor (R2, R4, R6, R8, R9) and then to the VCCP supply. The bottom diagram shows the removal of the XDP connector by connecting the +3VS supply to the XDP_DBRESET# pin. A 0.1uF capacitor (C1386) is added to ground to filter the supply.

Top Diagram: XDP Connector Removal

Components and Connections:


- XDP_TDI** @ **R2** 1 2 51 0402 1%
- XDP_TMS** @ **R4** 1 2 51 0402 1%
- XDP_PREQ#** @ **R6** 1 2 51 0402 1%
- XDP_TDO** @ **R8** 1 2 51 0402 1%
- XDP_TCK** @ **R9** 1 2 51 0402 1%
- +VCCP** (Supply)

This shall place near CPU


Bottom Diagram: XDP Connector Removal

Components and Connections:

- XDP_DBRESET#** @ **R603** 1 2 1K 0402 5%
- +3VS** (Supply)
- C1386** 0.1uF 0402 16V4Z



Security Classification		Compal Secret Data		Compal Electronics, Inc. Auburndale(1/5)-Thermal/XDP	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	Title	Auburndale(1/5)-Thermal/XDP Capella DIS LA-4107P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Capella DIS LA-4107P
				Date:	Monday, November 09, 2009
				Sheet	6 of 55







Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2008/03/13		Deciphered Date		2009/05/11		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				
				Cantiga (2/6)-DDR3 A/B CH				
				Size		Document Number		Rev
				Custorm		Catpella DTS LA-4107P		1.0
				Date:		Monday, November 09, 2009		Sheet

Compal Electronics, Inc.



Cantiga(2/6)-DDR3 A/B CH

Calpella DIS LA-4107P





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2008/03/13		Deciphered Date		2009/05/11		Title		Auburndale(5/5)-GND/Bypass	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev		Date		Monday, November 09, 2009	
		Cust		Calpella DIS LA-4107P		1.0		Sheet		10 of 55	





PCH Pin	RefDes	PCH JTAG Enable	PCH JTAG Disable
PCH_JTAG_TDO	R86	No Install	No Install
PCH_JTAG_TMS	R84	No Install	No Install
PCH_JTAG_TDI	R85	No Install	No Install
PCH_JTAG_TCK	R90	No Install	No Install
PCH_JTAG_RST#	R87	No Install	No Install

Security Classification	Compal Secret Data
Issued Date	2008/03/13
Deciphered Date	2009/05/11


Compal Electronics, Inc.	
Title	IBEX-M(1/6)-HDA/JTAG/SATA
Doc Number	Calpella DIS LA-4107P
Rev	1.0
Date	Monday, November 09, 2009
Sheet	11 of 55

hexaint@hotmail.com






Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2008/03/13	Deciphered Date		2009/05/11	Title				
						IBEX-M(4/6)-PCI/USB/RSVD				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size				
						Document Number				
						Rev				
Calpella DIS LA-4107P										
Date:		Monday, November 09, 2009		Sheet		14 of 55				



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/03/13	Deciphered Date	2009/05/11	Title	IBEX-M(6/6)-GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Monday, November 09, 2009				Sheet 16	of 55



OK

OK

OK


OK

Number of Clock Outputs



Output	Number
133MHz	2
SRC(100MHz_SS)	1
SRC/SATA(100MHz)	1
REF(14.318MHz)	1
DOT_CLK(96MHz)	1
27MHz	1
27MHz_SS	1

PIN	30	CPU_0	CPU_1
0 (default)		133MHz	133MHz
1		100MHz	100MHz



CPU_SEL During CK_PEWGD Latch Pin1




2009.10.21 change the C259, C260 to 22P




SLG8SP585 pin8 is GND (for DELL HP)
SLG8SP587 pin8 is 48MHz (For ABO or 030)
Realtek SA00002Y010
★ IDT SA00002Y500
IDT SA00002WX00



Place close to U3




Routing the trace at least 10mil




SI Reserve low power clock generator solution

CRT Connector





CRT Termination/EMI Filter



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2007/08/28	Deciphered Date	2006/07/26	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					CRT Connector					
					Size	Document Number		Calpella DIS LA-4107P		Rev
										1.0
					Date:	Monday, November 09, 2009	Sheet	20	of	55








LVDS CONN & USB Camera + Dig Mic







Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					LCD CONN		
					Size	Document Number	Rev
						Calpella DIS LA-4107P	1.0
					Date:	Monday, November 09, 2009	Sheet 21 of 55

Compal Electronics, Inc.
LCD CONN


Rev 1.0

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc. LVDS Switch	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number Calpella DIS LA-4107P	
Date:	Monday, November 09, 2009	Sheet	22	of	55





HDMI Connector



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Calpella DIS LA-4107P
Date:	Monday, November 09, 2009	Sheet	23 of 55	Rev	1.0

[illegible][illegible]


Security Classification	Compul Secret Data		Title	Compul Electronics, Inc.	
Issued Date	2006/03/31	Deciphered Date	2010/03/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DIVISION OF COMPUL ELECTRONICS, INC. AS AUTHORIZED BY THE COMPANY. IF THE INFORMATION ON THIS SHEET IS DISCLOSED TO A THIRD PARTY, IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Size	Document Number	Rev
			A4	PEG & LVDS	1.0
			DATE	Compul DES LA-107P	
			DATE	<i>McGraw-Hill</i> 06-0008	06-0008




	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix Orion die H5TQ1G63BFR-12C SA000032400	0	0	0
Samsung E die K4W1G1646E-HC12 SA000035700	0	0	1
Qimonda IDGH1G-04A1F1C-16X SA000030800	0	1	0
TBD	0	1	1
TBD	1	0	0
TBD	1	0	1
TBD	1	1	0
TBD	1	1	1

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/03/31	Deciphered Date	2010/03/31	Title	Memory Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Calpella DIS LA-4107P
				Date	Monday, November 09, 2009
				Sheet	25 of 55
				Rev	1.0


hexainf@hotmail.com





AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
HS2SYNC	GENERIC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO21_BB_EN	



Security Classification	Compal Secret Data		Title
Issued Date	2009/03/31	Deciphered Date	2010/03/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT OR PERSON WITHOUT THE AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR ITS CONTENTS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Document Number
			Quantity CDIS DA-1A107P
			Date Apr/09/2009 09:30:00
			Scale 1:1
			Version 1.0





Security Classification				Compal Secret Data				Title			
Issued Date				2009/03/31				2010/03/31			
Deciphered Date				2010/03/31				2010/03/31			
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M92-SYRAM				M92-SYRAM			
Date: Monday, November 09, 2009				Sheet 29 of 55				Rev 1.0			

J13

GND 1
A- 2
4 3
GND 4
5 5
B- 6
GND 7

SATA TXP0
SATA TXN0
SATA RXN0 C468 2
SATA RXP0 C467 2

1 0.01u 0402 16V7K
1 0.01u 0402 16V7K

SATA TXP0 C
SATA TXN0 C
SATA RXN0 C
SATA RXP0 C

SATA_TXP0 <1>
SATA_TXN0 <1>
SATA_RXN0_C <1>
SATA_RXP0_C <1>

Near CONN side.

V33 9
V33 10
GND 11
GND 12
GND 13
GND 14
VE 15
V5 16
V5 17
Reserved 18
GND 19
V12 20
V12 21
V12 22

+3VS
+5VS

SATA

SATA_TXP0
SATA_TXN0
SATA_RXN0
SATA_RXP0

Please near HDD CONN (JHDD).

5VS

C468
10u 0402 16V4Z
C463
0.1u 0402 16V4Z
C464
0.1u 0402 16V4Z
C465
0.1u 0402 16V4Z

1 2
1 2
1 2
1 2

IP5

13
12
11
10
9
8
5
B+
GND

SATA RXN1
SATA RXPI

OPP@
C473 2
C474 2
OPP@

0.01u 0402 16V7K
0.01u 0402 16V7K

SATA TXP1
SATA TXN1
SATA RXN1 C
SATA RXPI C

SATA_TXP1 <1>
SATA_TXN1 <1>
SATA_RXN1 C <1>
SATA_RXPI C <1>

Near CONN side.

DP
5
V5
V5
V5
GND
GND
GND
1

+5VS

SUVIN 127382F013GX092R
CONN@

+5VS

Placea caps. near ODD CONN.

OPP@ C475
100_0402_16V4Z

OPP@ C476
100_0402_16V4Z

OPP@ C477
100_0402_16V4Z

OPP@ C478
100_0402_16V4Z

ACCELEROMETER (ST)

VDDIO absolute man rating is VDD+0.1

+3VS_ACL_IO

U15 PA@

SMB_CLK_S3

SMB_DATA_S3


ACCEL_INT <14>

0011101b

Must be placed in the center of the system.


Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	HDD & CDROM	
THIS SHEET OF ENGINEERING DRAWING & THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Calpella DIS LA-410TP	
				Date:	Monday November 05, 2008	Sheet 30 of 55

Mini Card 0--TV
tuner/WWAN/Robson




SIM card Connector

Mini Card 2---WLAN




New Card




internal pull high to 3.3Vaux-in
EC need setting at Hi-Z & output Low



Close to JEXP



Near to Express Card slot.



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN, WWAN, New Card	
Date: Monday, November 09, 2009		Sheet 31 of 55		Rev 1.0	




RTS5138 GR Pin List:

Pin	Signal	Function
SP1	XD_D0†	MS_CLK
SP2	XD_B#‡	MS_INS†
SP3	XD_CR#	SD1
SP4	XD_CLE	SD0_D0
SP5	XD_ALE	SD1_D1
SP6	XD_WE#	SD_CMD
SP7	XD_WP	SD_D6
SP8	XD_CS	SD_CLE
SP9	XD_D1	SD_D0
SP10	XD_D2	SD_CMD
SP11	XD_D3	SD_D4
SP12	XD_D4	SD_D1
SP13	XD_D5	SD_D2
SP14	XD_D6	MS_B0
	XD_D7	

Schematic Details:

- Power:** +3VS and +3VS_CR are connected to VDD, VDDQ, VDDIO, VDD18, and VDD1.8 pins. A 100P 0402 50VBJ capacitor is connected to VDDQ.
- Ground:** GND, GNDQ, GNDIO, GND18, and GND1.8 pins are connected to ground.
- Data Lines:** D+, D-, D0, D1, D2, D3, D4, D5, D6, D7 pins are connected to the USB connector.
- Control Lines:** XD_CR#, XD_CLE, XD_ALE, XD_WE#, XD_WP, XD_CS, XD_D1, XD_D2, XD_D3, XD_D4, XD_D5, XD_D6, XD_D7 pins are connected to the USB connector.
- Other Pins:** SP1, SP2, SP3, SP4, SP5, SP6, SP7, SP8, SP9, SP10, SP11, SP12, SP13, SP14, SP15, SP16, SP17, SP18, SP19, SP20, SP21, SP22, SP23, SP24, SP25, SP26, SP27, SP28, SP29, SP30, SP31, SP32, SP33, SP34, SP35, SP36, SP37, SP38, SP39, SP40, SP41, SP42, SP43, SP44, SP45, SP46, SP47, SP48, SP49, SP50, SP51, SP52, SP53, SP54, SP55, SP56, SP57, SP58, SP59, SP60, SP61, SP62, SP63, SP64, SP65, SP66, SP67, SP68, SP69, SP70, SP71, SP72, SP73, SP74, SP75, SP76, SP77, SP78, SP79, SP80, SP81, SP82, SP83, SP84, SP85, SP86, SP87, SP88, SP89, SP90, SP91, SP92, SP93, SP94, SP95, SP96, SP97, SP98, SP99, SP100, SP101, SP102, SP103, SP104, SP105, SP106, SP107, SP108, SP109, SP110, SP111, SP112, SP113, SP114, SP115, SP116, SP117, SP118, SP119, SP120, SP121, SP122, SP123, SP124, SP125, SP126, SP127, SP128, SP129, SP130, SP131, SP132, SP133, SP134, SP135, SP136, SP137, SP138, SP139, SP140, SP141, SP142, SP143, SP144, SP145, SP146, SP147, SP148, SP149, SP150, SP151, SP152, SP153, SP154, SP155, SP156, SP157, SP158, SP159, SP160, SP161, SP162, SP163, SP164, SP165, SP166, SP167, SP168, SP169, SP170, SP171, SP172, SP173, SP174, SP175, SP176, SP177, SP178, SP179, SP180, SP181, SP182, SP183, SP184, SP185, SP186, SP187, SP188, SP189, SP190, SP191, SP192, SP193, SP194, SP195, SP196, SP197, SP198, SP199, SP200, SP201, SP202, SP203, SP204, SP205, SP206, SP207, SP208, SP209, SP210, SP211, SP212, SP213, SP214, SP215, SP216, SP217, SP218, SP219, SP220, SP221, SP222, SP223, SP224, SP225, SP226, SP227, SP228, SP229, SP230, SP231, SP232, SP233, SP234, SP235, SP236, SP237, SP238, SP239, SP240, SP241, SP242, SP243, SP244, SP245, SP246, SP247, SP248, SP249, SP250, SP251, SP252, SP253, SP254, SP255, SP256, SP257, SP258, SP259, SP260, SP261, SP262, SP263, SP264, SP265, SP266, SP267, SP268, SP269, SP270, SP271, SP272, SP273, SP274, SP275, SP276, SP277, SP278, SP279, SP280, SP281, SP282, SP283, SP284, SP285, SP286, SP287, SP288, SP289, SP290, SP291, SP292, SP293, SP294, SP295, SP296, SP297, SP298, SP299, SP300, SP301, SP302, SP303, SP304, SP305, SP306, SP307, SP308, SP309, SP310, SP311, SP312, SP313, SP314, SP315, SP316, SP317, SP318, SP319, SP320, SP321, SP322, SP323, SP324, SP325, SP326, SP327, SP328, SP329, SP330, SP331, SP332, SP333, SP334, SP335, SP336, SP337, SP338, SP339, SP340, SP341, SP342, SP343, SP344, SP345, SP346, SP347, SP348, SP349, SP350, SP351, SP352, SP353, SP354, SP355, SP356, SP357, SP358, SP359, SP360, SP361, SP362, SP363, SP364, SP365, SP366, SP367, SP368, SP369, SP370, SP371, SP372, SP373, SP374, SP375, SP376, SP377, SP378, SP379, SP380, SP381, SP382, SP383, SP384, SP385, SP386, SP387, SP388, SP389, SP390, SP391, SP392, SP393, SP394, SP395, SP396, SP397, SP398, SP399, SP400, SP401, SP402, SP403, SP404, SP405, SP406, SP407, SP408, SP409, SP410, SP411, SP412, SP413, SP414, SP415, SP416, SP417, SP418, SP419, SP420, SP421, SP422, SP423, SP424, SP425, SP426, SP427, SP428, SP429, SP430, SP431, SP432, SP433, SP434, SP435, SP436, SP437, SP438, SP439, SP440, SP441, SP442, SP443, SP444, SP445, SP446, SP447, SP448, SP449, SP450, SP451, SP452, SP453, SP454, SP455, SP456, SP457, SP458, SP459, SP460, SP461, SP462, SP463, SP464, SP465, SP466, SP467, SP468, SP469, SP470, SP471, SP472, SP473, SP474, SP475, SP476, SP477, SP478, SP479, SP480, SP481, SP482, SP483, SP484, SP485, SP486, SP487, SP488, SP489, SP490, SP491, SP492, SP493, SP494, SP495, SP496, SP497, SP498, SP499, SP500, SP501, SP502, SP503, SP504, SP505, SP506, SP507, SP508, SP509, SP510, SP511, SP512, SP513, SP514, SP515, SP516, SP517, SP518, SP519, SP520, SP521, SP522, SP523, SP524, SP525, SP526, SP527, SP528, SP529, SP530, SP531, SP532, SP533, SP534, SP535, SP536, SP537, SP538, SP539, SP540, SP541, SP542, SP543, SP544, SP545, SP546, SP547, SP548, SP549, SP550, SP551, SP552, SP553, SP554, SP555, SP556, SP557, SP558, SP559, SP560, SP561, SP562, SP563, SP564, SP565, SP566, SP567, SP568, SP569, SP570, SP571, SP572, SP573, SP574, SP575, SP576, SP577, SP578, SP579, SP580, SP581, SP582, SP583, SP584, SP585, SP586, SP587, SP588, SP589, SP590, SP591, SP592, SP593, SP594, SP595, SP596, SP597, SP598, SP599, SP600, SP601, SP602, SP603, SP604, SP605, SP606, SP607, SP608, SP609, SP610, SP611, SP612, SP613, SP614, SP615, SP616, SP617, SP618, SP619, SP620, SP621, SP622, SP623, SP624, SP625, SP626, SP627, SP628, SP629, SP630, SP631, SP632, SP633, SP634, SP635, SP636, SP637, SP638, SP639, SP640, SP641, SP642, SP643, SP644, SP645, SP646, SP647


	XD_CD		
SP1	XD_RDY	SD_WF	MS_CLK
SP2	XD_RE#		MS_INS
SP3	XD_C#	SD_D1	
SP4	XD_CLE	SD_D0	MS_D7
SP5	XD_ALE	SD_D7	MS_D3
SP6	XD_WE#	SD_CD#	
SP7	XD_WF	SD_D6	MS_D6
SP8	XD_D0	SD_CLK	MS_D0
SP9	XD_D1	SD_D5	MS_D2
SP10	XD_D2	SD_CMD	
SP11	XD_D3	SD_D4	MS_D4
SP12	XD_D4	SD_D3	MS_D1
SP13	XD_D5	SD_D2	MS_D5
SP14	XD_D6		MS_BS
	XD_D7		

[illegible]


Security Classification		Compal Secret Data		Compal Electronics, Inc. USB CardReader&CONN	
Issued Date	2007/08/28	Deciphered Date	2006/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	Document Number
				Calpella DIS LA-4167P Date: Monday, November 09, 2009 11:52 AM	
				Sheet	33 of 55

CardReader&COMM
Number
Calpella DIS LA-4107P
ay, November 09, 2009 1 Sheet 33
1


SPEAKER




INTMIC IN



HP de pop circuit



Audio/B & CIR



Security Classification				Compal Secret Data				Title			
Issued Date				2007/08/28				Deciphered Date			
				2006/07/26							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								AMP & Audio Jack			
Size				Document Number				Rev			
				Calpella DIS LA-W07P				1.0			
Date				Monday, November 09, 2009				Sheet			
				35				of			
				55							


Atlas/ Saturn Dock

DOCK_PWR_ON Spec





0V = Notebook S4/S5, Dock off

2.5V = Notebook S3, Dock on






4V = Notebook S0, Dock on



Dock PRESENT




MIC_Dock




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	DOCK CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Calpella DIS LA-4107P
				Date	Monday, November 09, 2009
				Sheet	36 of 55
				Rev	1.0

Left side USB Power Switch




Finger printer


Change Finger printer from USB port7 to USB port 11



USB cable connector for Right side





Left side ESATA/USB combination Connector




BT Connector (SoftBreeze) Need change to New version


Change Bluetooth from USB port 6 to USB port 12



SPI ROM => 256K (EC code)




SPI ROM on PCH => 4M (ME code + System BIOS)




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	BIOS ROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Calpella DIS LA-4107P	Rev 1.0
				Date: Monday, November 09, 2009	Sheet 38 of 55

VCC	3.3V+/-5%			
Ra	100K+/-5%			
Board ID	Rb	V _{AD_ID} min	V _{AD_ID} typ	V _{AD_ID} max
Blade UMA	0	0V	0V	0V
Blade SG	8.2K+/-5%	0.216V	0.250V	0.289V
Bee UMA	18K+/-5%	0.436V	0.503V	0.538V
Bee DIS	33K+/-5%	0.712V	0.819V	0.875V




Security Classification	Compal Secret Data			Compal Electronics, Inc. EC KB926KB Conn.			
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					Capelo DA-4107P	1.0	
				Date:	Monday, November 19, 2009	Sheet	30 of 55

System & Caps-Lock LED




Switch function LED(test)




T/P Board (Include T/P_ON/OFF)

TouchPAD ON/OFF LED




Capacitor Sensor Conn


2009.10.23 Change R1151 to 300 ohm bead and add C1449 for EMI




T/P Board Conn



ON/OFF Button Connector




Keyboard backlight Conn




Lid Switch Connector










Change the Lid switch power plan to +3VALW






Mini card LED




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KBD, ON/OFF, SW, CIR	
				Size	Document Number
				Capella DIS LA-4107P	
				Date	Monday, November 09, 2009
				Sheet	40 of 55
				Rev	1.0




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc.		DC/DC Interface	
Date: Monday, November 09, 2009		Sheet 41 of 55		Rev 1.0	




PH1 under CPU bottom side :
CPU thermal protection at 90 +/-3 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Calpella DIS LA-4107P	
				Date:	Monday, November 09, 2009
				Sheet	42 of 55
				Rev	1.0









Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Calpella DIS LA-4107P	
				Date	Monday, November 09, 2009
				Sheet	44 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.5VP	
				Size	Document Number
				Calpella DIS LA-407P	
				Date	Monday, November 09, 2009
				Sheet	45 of 55
				Rev	1.0




Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2009/09/15	1.05V_VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Calpella DIS LA-4107P	
				Date:	Monday, November 09, 2009
				Sheet	46 of 55
				Rev	1.0




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.75VP/1.8VSP/1.1V PCIE
Size	Document Number	Rev	Calpella DIS LA-4107	
Date	Monday, November 09, 2009	Sheet	47	of 55


hexainf@hotmail.com




Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2009/09/15	1.05VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					Calpella DIS LA-4107P
				Date:	Monday, November 09, 2009
				Sheet	48 of 55
				Rev	1.0



Security Classification	Compal Secret Data			Compal Electronics Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	+CPU CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Capella DIS LA-400P	Rev 1.0
				Date: Monday, November 09, 2009	Sheet 49 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/31	Deciphered Date	2009/10/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VCCGFX	
Size	Custom	Document Number	Calpella DIS LA-4107P	Rev	
Date:	Monday, November 09, 2009	Sheet	50	of 55	



Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
1	PLT_RST# need a PD resistor	14	Add R185 PD for PLT_RST#	08/6	PV
2	Remove MUX in CRT DDC circuit of SG design	20	Change to MOS design	08/6	PV
3	Remove MUX in LVDS ENAVDD circuit of SG design	21	Change to MOS design	08/6	PV
4	LCD panel will fail in OPP SKU	21	Add one 0 ohm resistor (R1238) for OPP SKU	08/6	PV
5	Remove MUX in LVDS I2C circuit of SG design	22	Change to MOS design	08/6	PV
6	OPP SKU: M93 and VRAM may have leakage in S3 mode	41	Change the power plan to +1.5VS of JP303	08/6	PV
7	8111VB power on timing issue	32	Add R1083 and C1319 to fine tune the power on timing	08/10	PV
8	Blade 2.0 need Board ID	39	Use EC GPIO48 for ID pin(Add R1239, R1240)	08/12	PV
9	EC GPIO17 will be used for debug card	39	LAN_POWER_OFF signal change to EC GPXID4(Pin 115)	08/12	PV
10	Cap. sensor board need to change the power source.	40	Change the power source of Cap. sensor board to +3VS	08/13	PV
11	Lid switch need to change the power source.	40	Change the power source of Lid switch to +3VALW and R526 PU to +3VALW.	08/13	PV
12	Change +1.8VS to +1.8VSDGPU Transfer design for cost down	41	Change the power MOS(U49) to 2301 PMOS(Q109).	08/13	PV
13	BIOS team doesn't need XDP connector	6	Remove the XDP connector	08/13	PV
14	Change +5VS to +5VSDGPU Transfer design for cost down	41	Use 0 ohm to contact +5VS and +5VSDGPU	08/13	PV
15	PCH_DDR_RST need use PCH GPIO46 to control	6	PCH_DDR_RST MOS gate control signal change from EC to PCH GPIO46	08/13	PV
16	Remove the 27MHz crystal of VGA	26	Use clock gen 27MHz source and stuff R216	08/14	PV
17	Q104 need change to low Vgs type	6	Change the Q104 to BSS138 P/N:SB501380020	08/18	PV
18	Cost down plan	9	Change the C995,C996 330u to ESR=9m ohm	08/14	PV
19	Cost down plan	9	Change the C64 from 330u to 220u	08/14	PV
20	Cost down plan	9	Change the C61,C62,C67,C68,C69,C76,C82 from 22u to 10u	08/14	PV
21	Cost down plan	9	Change the C200 330u to ESR=9m ohm	08/14	PV
22	Cost down plan	9	Un-stuff C204,C228 and C229	08/14	PV
23	Docking no sound when play music	34	Need to stuff R910	08/14	PV
24	Audio new Mapping	34	Exchange the port A and port F	08/14	PV
25	We won't have DIM_LED function	41	Un-stuff Q99,Q101 and add two 0 ohm(R1244,R1245) resistors for LED power source.	08/14	PV
26	ESD issue	34	Add R1247,C1442,C1443 and change the C983~C986, C1444~C1446 to 0.1u	08/18	PV
27	Black light issue(will see the garbage when boot)	22	Change the black light enable schematic design.	08/18	PV
28	CPU leakage issue	6	Change the design for Intel's power leakage issue when go into S3 mode	08/19	PV

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Calpella DIS LA-4107P	1.0
				Date:	Monday, November 09, 2009	1 Sheet 52 of 55

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
29	INT.MIC ESD issue	35	Add D58 and D62 for ESD issue	08/18	PV
30	EXT.MIC ESD issue	35	Reserve D63 for Ext. MIC	08/18	PV
31	Reserve PU resistors to +3VL for ESB BUS	39	Reserve R1253,R1254 for ESB bus	08/21	PV
32	Make sure power sequence is correct	6,47	Use 1.5VSCPU_DRAM_PWRGD to enable 0.75VS power	09/11	PV2
33	Add ME_EN# for PCH GPIO33	11	Add inverter circuit for ME_EN signal	09/11	PV2
34	+3VS_VGA will have leakage when switch to IGPU mode	12	Change Q4 pin2 and pin5 to +3VS_VGA	09/11	PV2
35	Need contact SUS_PWR_DN_ACK between EC and PCH	13	Use PCH GPIO30 and EC pin76 for SUS_PWR_DN_ACK	09/11	PV2
36	Need add VGA ID pin for M93 and M93 LP	14	Use PCH GPIO57 for VGA ID pin	09/11	PV2
37	Change 27MHz clock source of VGA to Y7	19,26	non-stuff R216	09/11	PV2
38	Q37 dual package will have floating isse	22	Change Q37 to single package	09/11	PV2
39	Fix 8103 BOM isse	32	Add R1259 for 8103EL LAN chip	09/11	PV2
40	Fix EXT. MIC reference voltage issue	34	Change the reference voltage to +AVDD_CODEC	09/11	PV2
41	Remove EC_BEEP function	34	Delete EC_BEEP function	09/11	PV2
42	Remove Analog MIC detect function	35,39	Delete ANA_MIC_DET signal from EC and codec	09/11	PV2
43	EMI need to add chock for ESATA/USB port	37	Add L66 for ESATA/USB port	09/11	PV2
44	HM55 PCH will disable USB port6 and port7	37	Change Finger printer from USB port7 to USB port 11	09/11	PV2
45	HM55 PCH will disable USB port6 and port7	37	Change Bluetooth from USB port 6 to USB port 12	09/11	PV2
45	Remove EC_BEEP function	39	Change Pin 26 from EC_BEEP to ME_EN	09/11	PV2
46	Fix PV phase Board ID issue	39	Exchange TP_BTN# and Board_ID pin	09/11	PV2
47	Cypress Cap. sensor board need use +3VL power	40	Change Cap. sensor board power to +3VL	09/11	PV2
48	Adjust +3VS / +1.5VS power sequence	41	Change C676,C770 from 0.1u to 0.022u	09/12	PV2
49	PLT_RST# don't need PD resistor	14	Un-stuff R185	09/20	MV
50	Follow Intel to adjust +0.75VS discharge timing	41	Change R593 from 470ohm to 22ohm	09/20	MV
51	Follow Intel to adjust +1.5VS discharge timing	41	Change R590 from 470ohm to 220ohm	09/20	MV
52	Follow Intel Check list 2.0	15	Un-stuff C187 and C192	09/20	MV
53	EDID signal need to add PU resistor	22	Add R1261 for EDID DATA	09/20	MV
54	VCCADAC dosen't need LC filter when DIS only	15	Change L45 to 0 ohm resistor for OPP SKU	10/01	MV
55	GFX core power transient fail	9	Change C996 to 330u 7m ohm	10/21	MV

Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Calpella DIS LA-4107P	
				Date	Monday, November 09, 2009
				Sheet	53 of 55

Version Change List (P. I. R. List) for Power Circuit

<i>Item</i>	<i>Page#</i>	<i>Title</i>	<i>Date</i>	<i>Request Owner</i>	<i>Issue Description</i>	<i>Solution Description</i>	<i>Note</i>
1	44	PWR-3.3VALWP/5VALWP	8/12	PWR	all cap no more than 0805	Add PC318,PC305 from 1206 to 0805 and parallel with PC318	DB to PV1
2	49	PWR-CPU_CORE	8/13	PWR	OCP & IMON ajustment and Fixed LL to match INTEL Spec	Change PR253 from 1.1K to 1.3K, Change PR242 from 8.25K to 10.5K Change PR237 from 2.43K to 3.01K	DB to PV1
3	49	PWR-CPU_CORE	8/17	PWR	RF Solution	Change PQ201 PQ202 from AO4474L to AO4406AL, PR215 PR244 from 0 to 2.2	DB to PV1
4	47	PWR-0.75VP/1.8VSP	8/20	PWR	Cost Down plan	Change PU602 from APL5915 to APL5930	DB to PV1
5	43	PWR-Charger	8/20	PWR	Smart Charger	Change PR113 from 143K to 140K, Change PC117 from 1u to 0.1u, Add PR114	DB to PV1
6	49	PWR-CPU_CORE	8/20	PWR	Avoide DFX interfere	Delete PC209 and add PC210	DB to PV1
7	46	PWR-1.05V_VCCP	8/24	PWR	Follow HW Suggestion Pull-up resistor connect to 3VS	Add PR705 connect to 3VS, remove PR706	DB to PV1
8	45	PWR-1.5VP	8/24	PWR	PU401 second source solution	PR403 from 13.7K to 15.4K	DB to PV1
9	46	PWR-1.05V_VCCP	8/24	PWR	PU701 second source solution	PR703 from 8.06K to 6.98K	DB to PV1
10	49	PWR-CPU-CORE	8/28	PWR	Improve transient response	Add PC230	DB to PV1
11	46	PWR-1.05V_VCCP	9/2	PWR	Cost down plan	Change PC701 PC702 PC703 from 330u 6m ohm to 330u 9m ohm	DB to PV1
12	46	PWR-1.05V_VCCP	9/3	PWR	Improve VCCP Ripple	Del PC717	DB to PV1
13	50	GFX_CORE	9/11	PWR	Let GFX IMON measure easily	Add PR833 connect to GFRXVR_IMON and PU801 pin 13	PV1 to PV2
14	47	PWR-0.75VP/1.8VSP	9/11	PWR	For HW requirement add 1.5VSCPU_DRAM_PWRGD	Add 1.5VSCPU_DRAM_PWRGD add PR613 connect to PQ601 pin 2 and Delet PR604	PV1 to PV2

Security Classification **Compal Secret Data**

Issued Date: 2007/08/02 **Deciphered Date:** 2008/08/02

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

PIR-PWR

Size Custom Document Number Calpella_UMA_LA4100 Rev 1.0

Date: Monday, November 09, 2009 Sheet 55 of 55