

Compal confidential

Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_PM+ICH9-M core logic


LA-4082P Vader Discrete (NB9P-GS,NB9M-GE)

2007-12-26 Rev 0.4



Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4082P Vader Discrete
Date: Wednesday, December 26, 2007				Sheet	1 of 58

Montevina Consumer Discrete



power plane State				+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +VGA_CORE +2.5VS +1.8VS +1.2VS +0.9VGA
	+B	+5VALW	+1.8V	
S0	0	0	0	0
S1	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

SMBus Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK CHIP	MINI CARD	LCD	Sensor board
SMB_EC_CK1	KB926	X	V	V	X	X	X	X	X	V
SMB_EC_DA1										
SMB_EC_CK2	KB926	X	X	X	V	X	X	X	X	X
SMB_EC_DA2										
SMB_CK_CLK1	ICH9	X	X	X	X	V	V	V	X	X
SMB_CK_DAT1										
DDC2_CLK	NB9M	X	X	X	X	X	X	X	V	X
DDC2_DATA										

USB assignment:
USB-0 Right side
USB-1 Right side
USB-2 Left side(with ESATA)
USB-3 Dock
USB-4 Camera
USB-5 WLAN
USB-6 Bluetooth
USB-7 Finger Printer
USB-8 MiniCard(WWAN/TV)
USB-9 Express
USB-10 X
USB-11 X

PCIe assignment:
PCIe-1 TV tuner/WWAN/Robeson
PCIe-2 X
PCIe-3 WLAN
PCIe-4 New Card
PCIe-5 Card
PCIe-6 GLAN (Marvell)

Symbol Note :

 : means Digital Ground
 : means Analog Ground
@ : means just reserve , no build
DEBUG@ : means just reserve for debug.

EC SM Bus1 address


EC SM Bus2 address

Device	HEX	Address	Device	HEX	Address
Smart Battery	16H	0001 011X	CPU EMC1402	4CH	1001 1000b
24C16	A0H	1010 000X	VGA	4DH	1001 1010b
CAP BOARD – Cypress	38H				
CAP BOARD – ST	b0H				

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
Size	Document Number			Rev		
Custom	LA-4082P	Vader Discrete		0.2		
Date:	Wednesday, December 26, 2007	Sheet	3	of	58	




* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.


CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.





1025 For Support Dual core and Quad core




Length match within 25 mils. The trace width/space/other is 20/7/25.



Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn(2/3)-AGTL+/ITP-XDP	
Size	Document Number	Rev	0.2	Date: Wednesday, December 26, 2007	
Custom	LA-4082P Vader Discrete	Sheet	5	of 58	





Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.2
				Penryn(3/3)-AGTL+/ITP-XDP	
				LA-4082P Vader Discrete	
				Date: Wednesday, December 26, 2007	
				Sheet 6 of 58	



Security Classification		Compal Secret Data		Compal Electronics, Inc. Cantiga (1/6)-AGTL/DMI/DDR	
Issued Date		Deciphered Date		Title LA-4082P Vader Discrete	
2006/02/13		2006/03/10		Size Document Number LA-4082P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2	
Date: Wednesday, December 26, 2007				Sheet 7 of 58	



13 DDR_A_D[0..63]



DDR SYSTEM MEMORY A

CANTIGA ES_FCBGA1329


14 DDR_B_D[0..63]



DDR SYSTEM MEMORY B


CANTIGA ES_FCBGA1329

Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4082P Vader Discrete
				Date	Wednesday, December 26, 2007
				Sheet	8 of 58
				Rev	0.2





Strap Pin Table

Chapter 12: Tables	
CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz Selected By CPU 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The ITPM Host Interface is enable 1 = The ITPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1=(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.




Security Classification		Compal Secret Data		Compal Electronics, Inc. Cantiga(3/6)-VGA/LVDS/TV	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4082P Vader Discrete
				Date: Wednesday, December 26, 2007	Rev 0.2
				Sheet 9 of 58	





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Cantiga(6/6)-PWR/GND			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT EXPRESS AUTHORIZATION BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				Size	Document Number	Rev	
				Customer	LA-4082P	Vader Discrete 0.2	
Date: Wednesday, December 26, 2007				Sheet	12	of	58

8 DDR_A_DQS#[0..7]
8 DDR_A_D[0..63]
8 DDR_A_DM[0..7]
8 DDR_A_DQS[0..7]
8 DDR_A_MA[0..14]


Layout Note:
Place near
JP3



Layout Note:
Place one cap close to every
2 pullup
resistors terminated to +0.9VS




Layout Note:
Place these resistor
closely JP3,all
trace length Max=1.5"




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	DDR2-SODIMM SLOT1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4082P Vader Discrete	0.2
				Date:	Wednesday, December 26, 2007	Sheet

8 DDR_B_DQS#[0..7]
8 DDR_B_D[0..63]
8 DDR_B_DM[0..7]
8 DDR_B_DQS#[0..7]
8 DDR_B_MA[0..14]



Layout Note:
Place near
JP10



Layout Note:
Place one cap close to every
2 pullup
resistors terminated to +0.9VS






Layout Note:
Place these resistor
closely JP3,all
trace length Max=1.5"



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2006/02/13	Deciphered Date		2006/03/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DDR2-SODIMM SLOT2
Size		Document Number		Rev		
Custom		LA-4082P Vader Discrete		0.2		
Date:		Wednesday, December 26, 2007		Sheet		14 of 58

FSC CLKSEL2	FSB CLKSEL1	FSA CLKSEL0	CPU MHz	SRC MHz	PCI MHz	REF MHz	DOT_96 MHz	USB MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
PCI_CLK3	0 = Enable DOT96 & SRC1(UMA) 1 = Enable SRC0 & 27MHz(DIS)

+3V5

Ⓢ

R176
10K_0402_5%

ITP_EN

R179
10K_0402_5%

Ⓢ

+3V5

Ⓢ


R178
10K_0402_5%

PCI_CLK3

Ⓢ

R181
10K_0402_5%


Ⓢ



@C232	2	1	CLK_48M_ICH
5P_0402_50V8C	2	1	CLK_14M_ICH
@C233	2	1	CLK_PCI_ICH
4.7P_0402_50V8C	2	1	CLK_PCI_EC
@C241	2	1	CLK_DEBUG_PORT0
4.7P_0402_50V8C	2	1	
@C242	2	1	
4.7P_0402_50V8C	2	1	
@C243	2	1	
5P_0402_50V8C	2	1	


Security Classification		Compal Secret Data		Compal Electronics, Inc. Clock Generator CK505							
Issued Date		2006/02/13					Deciphered Date		2006/03/10		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title					
						Size		Document Number		Rev	
						Date:		Wednesday, December 26, 2007		Sheet 15 of 58	
						LA-4082P Vader Discrete		0.2			

CRT Connector






CRT Termination/EMI Filter


Note: CRT / TV-out should route to JP30 first then to the JP1 & JP2 on system side.




Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4082P Vader Discrete
				Date	Wednesday, December 26, 2007
				Sheet	16 of 58
				Rev	0.2




LVDS & DAC Interface



PEG Interface




Security Classification	Compal Secret Data		Compal Electronics, Inc. PEG & LVDS & DAC	
Issued Date	200602/21/3	Deciphered Date	200603/31/0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR GRAD DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION CONTAINED HEREIN NOR THE INFORMATION CONTAINED MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title Document Number Date Size	Rev 6.2
			1.A-4082P Vadder Discrete Wednesday, December 28, 2007	Sheet 18 of 58




Security Classification	Compal Secret Data			Title			Compal Electronics, Inc.		
Issued Date	20060627/13	Deciphered Date	20060630/10	Straps & HDMI					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE COMPANY OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev			
				Custom	LA-4082P Vadder Discrete	0.2			
				Date	Wednesday, December 26, 2007	Sheet	18	of	58

VGA Core power




MULTI LEVEL STRAPS For NB9M-Gx (64bit)

NB9P-GS and NB9P-GE2 is as same as NB9M-GE-B




VGA Thermal Sensor ADM1032ARMZ

Closed to V6A



GPIO	I/O	ACTIVE	USAGE
GPIO0	IN	N/A	Primary DVI Hot-plug
GPIO1	IN	N/A	2nd DVI Hot-plug
GPIO2	OUT	H	Panel Back-Light PWM
GPIO3	OUT	H	Panel Power Enable
GPIO4	OUT	H	Panel Back-Light Enable
GPIO5	OUT	N/A	NVDD VID0
GPIO6	OUT	N/A	NVDD VID1
GPIO7	OUT	N/A	FBVDD VID0
GPIO8	IN	L	Thermal Alert
GPIO9	OUT	L	FAN PWM
GPIO10	OUT	N/A	FBVref Select
GPIO11	OUT	N/A	SLI SYNC
GPIO12	IN	N/A	AC Detect
GPIO13	OUT	L	PS Control or HDMI_CEC
GPIO14	OUT	H	PS Control




STRAP2 -- R987

R988

Security Classification	Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	GPIO & GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2
Size	Customer	Document Number	LA-4082P Vader Discrete	Page 20 of 28
Date	Wednesday, December 26, 2007	Sheet	20	of 28



VRAM Interface



VRAM DDR2 chips (256MB & 512MB)




32Mx16 DDR2 400MHz *8==>512MB

32Mx16 DDR2 400MHz *4==>256MB



Vref = 0.5 * 1.8V for NB9M, R1004=1K ohm

Vref = 0.5 * 1.8V for NB9P-GS/GE2, R1004=1K ohm





DATA Bus		
Address	0..31	32..63
CMD0	A3	
CMD1	A0	A0
CMD2	A2	
CMD3	A1	A1
CMD4		A3
CMD5		A4
CMD6		A5
CMD7		
CMD8	CS#	CS#
CMD9	WE#	WE#
CMD10	BA0	BA0
CMD11	CKE	CKE
CMD12	ODT	ODT
CMD13		A2
CMD14	A12	A12
CMD15	RAS#	RAS#
CMD16	A11	A11
CMD17	A10	A10
CMD18	BA1	BA1
CMD19	A8	A8
CMD20	A9	A9
CMD21	A6	A6
CMD22	A5	
CMD23	A7	A7
CMD24	A4	
CMD25	CAS#	CAS#
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		
CMD29		
CMD30		





VRAM DDR2 chips (256MB & 512MB)

32Mx16 DDR2 400MHz *8==>512MB

32Mx16 DDR2 400MHz *4==>256MB





Vref= 0.5* 1.8V for NB9M, R1009=1K ohm
Vref= 0.5* 1.8V for NB9P-GS/GE2, R1009=1K ohm





Address	DATA Bus	
	0..31	32..63
CMD0	A3	
CMD1	A0	A0
CMD2	A2	
CMD3	A1	A1
CMD4		A3
CMD5		A4
CMD6		A5
CMD7		
CMD8	CS#	CS#
CMD9	WE#	WE#
CMD10	BA0	BA0
CMD11	CKE	CKE
CMD12	ODT	ODT
CMD13		A2
CMD14	A12	A12
CMD15	RAS#	RAS#
CMD16	A11	A11
CMD17	A10	A10
CMD18	BA1	BA1
CMD19	A8	A8
CMD20	A9	A9
CMD21	A6	A6
CMD22	A5	
CMD23	A7	A7
CMD24	A4	
CMD25	CAS#	CAS#
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		
CMD29		
CMD30		

VRAM DDR2 chips (256MB & 512MB)

32Mx16 DDR2 400MHz *8==>512MB




Vref= 0.5* 1.8V for NB9M, R1014=1K ohm
Vref= 0.5* 1.8V for NB9P-GS/GE2, R1014=1K ohm




1107 Change R1015 to 475 ohm

DDR2 BGA MEMORY




DDR BGA MEMORY



DATA Bus		
Address	0..31	32..63
CMD0	A3	
CMD1	A0	A0
CMD2	A2	
CMD3	A1	A1
CMD4		A3
CMD5		A4
CMD6		A5
CMD7		
CMD8	CS#	CS#
CMD9	WE#	WE#
CMD10	BA0	BA0
CMD11	CKE	CKE
CMD12	ODT	ODT
CMD13		A2
CMD14	A12	A12
CMD15	RAS#	RAS#
CMD16	A11	A11
CMD17	A10	A10
CMD18	BA1	BA1
CMD19	A8	A8
CMD20	A9	A9
CMD21	A6	A6
CMD22	A5	
CMD23	A7	A7
CMD24	A4	
CMD25	CAS#	CAS#
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		
CMD29		
CMD30		

VRAM DDR2 chips (256MB & 512MB)




32Mx16 DDR2 400MHz *8==>512MB






Vref= 0.5* 1.8V for NB9M, R1019=1K ohm

Vref= 0.5* 1.8V for NB9P-GS/GE2, R1019=1K ohm

DDR2 BGA MEMORY



DATA Bus		
Address	0..31	32..63
CMD0	A3	
CMD1	A0	A0
CMD2	A2	
CMD3	A1	A1
CMD4		A3
CMD5		A4
CMD6		A5
CMD7		
CMD8	CS#	CS#
CMD9	WE#	WE#
CMD10	BA0	BA0
CMD11	CKE	CKE
CMD12	ODT	ODT
CMD13		A2
CMD14	A12	A12
CMD15	RAS#	RAS#
CMD16	A11	A11
CMD17	A10	A10
CMD18	BA1	BA1
CMD19	A8	A8
CMD20	A9	A9
CMD21	A6	A6
CMD22	A5	
CMD23	A7	A7
CMD24	A4	
CMD25	CAS#	CAS#
CMD26	A13	A13
CMD27	BA2	BA2
CMD28		
CMD29		
CMD30		




A16 swap override Strap



PCI_GNT3#	Low= A16 swap override Enble High= Default *
-----------	---

Boot BIOS Strap

PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *



1102 Add test point
1212 Add R2095 for EC_SC1#
1108 For LAN DSM
1109 Add GPIO22 for card reader wake up event



1008 add board ID detection

0718 INSTALL R179


SB_SPKR
low --> default
High --> No boot

1808 no stuff


1394 CR1

New Card

1212 Swap PCIE GLAN and New Card



1008 add board ID detection



WLAN

Robson


TV Tuner

GLAN


1394 CR1

New Card

1212 Swap PCIE GLAN and New Card



1008 add board ID detection



WLAN

Robson


TV Tuner

GLAN

1394 CR1


New Card

1212 Swap PCIE GLAN and New Card



1008 add board ID detection

1025 change to follow IBT00 design for G-sensor



WLAN

Robson


TV Tuner

GLAN

1394 CR1

New Card


1212 Swap PCIE GLAN and New Card





1008 add board ID detection

Security Classification		Compal Secret Data	
Issued Date	2006/02/13	Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPAL ELECTRONICS, INC. R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Title		Compal Electronics, Inc.	
Size		1CH9(3/4) DMI,USB,GPIO,PCIE	
Custom		LA-4082P Vader Discrete	
Date		Wednesday, December 26, 2007	
Sheet		28 of 58	





HDD Connector



2nd HDD Connector-option



CD-ROM Connector







ZZZ1
LA-4082P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-4082P Vader Discrete
Date: Wednesday, December 26, 2007				Sheet	30 of 58

1025 add to meet HP request


The schematic diagram shows a power switcher circuit. It includes a 3V_{LAN} input, a 3V_{VALW} input, and a 40 LANPWR# output. The circuit features a MOSFET (Q106, AP2305GN) controlled by a gate signal (R1106, 0_1206_5%). The MOSFET is connected to the 3V_{VALW} input and the 40 LANPWR# output. The gate of the MOSFET is connected to the 3V_{LAN} input through a resistor (R1106, 0_1206_5%).



Security Classification	Compal Secret Data			Compal Electronics, Inc. 8111C GLAN		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	8111C GLAN LA-4082P Vader Discrete	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	LA-4082P Vader Discrete	0.2
				Date:	Wednesday, December 26, 2007	Sheet 31 of 58


Mini Card 0 - - WLAN

1022 change to follow HP design




Mini Card 2---TV tuner

1022 change to follow HP design




New Card



internal pull high to 3.3Vaux-in
EC need setting at Hi-Z & output Low

Near to Express Card slot.




Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN, WWAN, New Card	
Size	Document Number	Date		Wednesday, December 26, 2007	Rev 0.2
Custom	LA-4082P Vader Discrete	Sheet	32	of	58



1102 Install R1553

The diagram shows the following components and connections:

- R1553:** A 0.0805 5% resistor connected between the +VCC OUT pin and the +VCC 4IN1 pin.
- C1331:** A 10u 0805 10V4Z capacitor connected between the +VCC 4IN1 pin and ground.
- C694:** A 0.1u 0805 50V7M capacitor connected between the +VCC 4IN1 pin and ground.



1212 Change XD ALE to +3VS



TAITV_R015-B10-LM

Pin	Signal	Pin	Signal
1	+VCC_4IN1O	21	+VCC_4IN1
2	XD SD MS D0	22	SD-CLK
3	XD SD MS D1	23	XD SD MS D0
4	XD SD MS D2	24	XD SD MS D1
5	XD SD MS D3	25	XD SD MS D2
6	XD D4	26	XD SD MS D3
7	XD D5	27	XD D4
8	XD D6	28	XD D5
9	XD D7	29	XD D6
10	XD-WE	30	XD D7
11	XD-WP	31	SD-CMD
12	XD-ALE	32	SD-CD-SW
13	XD-CD	33	SD-WP-SW
14	XD-RB	34	MS-SCLK
15	XD-RE	35	MS-DATA0
16	XD-CE	36	MS-DATA1
17	XD-CLE	37	MS-DATA2
18	7IN1 GND	38	MS-DATA3
19	7IN1 GND	39	MS-INS
20	7IN1 GND	40	MS-BS
21	SDCMD MSBS XDWE#	41	SDCMD MSBS XDWE#
22	XDWIP# SDWP#	42	XDCD# SDCD#
23	XD ALE	43	XDWIP SDWP#
24	XD CD#	44	MSCLK
25	XD RB#	45	XD SD MS D0
26	XD RE#	46	XD SD MS D1
27	XDCEN#	47	XD SD MS D2
28	XD GLE	48	XD SD MS D3
29		49	XD D4
30		50	XD D5
31		51	XD D6
32		52	XD D7
33		53	XD-WE
34		54	XD-WP
35		55	XD-ALE
36		56	XD-CD
37		57	XD-RB
38		58	XD-RE
39		59	XD-CE
40		60	XD-CLE
41		61	7IN1 GND
42		62	7IN1 GND
43		63	7IN1 GND

1.8V LDO

1.8V CR

10uF 0805 10V4Z

1000pF 0402 50V7K

0.1uF 0402 16V4Z


0.1uF 0402 16V4Z

1109 Do not install

@R2030


0_0805_5%

+1.8V



Pinout diagram for JMB380-QGAZ0A QFN48 7x7 package. The diagram shows 48 pins arranged in a square grid. Pins 1-16 are on the left, 17-32 on the right, 33-48 on the bottom, and 49-64 on the top. The package is labeled JMB380. Pin 1 is marked with a triangle and '1'. Pin 48 is marked with a triangle and '48'. Pin 49 is marked with a triangle and '49'. Pin 50 is marked with a triangle and '50'. Pin 51 is marked with a triangle and '51'. Pin 52 is marked with a triangle and '52'. Pin 53 is marked with a triangle and '53'. Pin 54 is marked with a triangle and '54'. Pin 55 is marked with a triangle and '55'. Pin 56 is marked with a triangle and '56'. Pin 57 is marked with a triangle and '57'. Pin 58 is marked with a triangle and '58'. Pin 59 is marked with a triangle and '59'. Pin 60 is marked with a triangle and '60'. Pin 61 is marked with a triangle and '61'. Pin 62 is marked with a triangle and '62'. Pin 63 is marked with a triangle and '63'. Pin 64 is marked with a triangle and '64'. The diagram shows connections for APCLKP, APCLKP, APRXN, APRXP, APTXN, APTXP, APREXT, MDIO0, MDIO1, MDIO2, MDIO3, MDIO4, MDIO5, MDIO6, MDIO7, MDIO8, MDIO9, MDIO10, MDIO11, MDIO12, MDIO13, MDIO14, CPA1+, TPBIAS1, TREXT, APGND, TCPS, TPB1N, TPB1P, TPAIN, GND, and 0.1uF 0402 capacitor.

Pin	Signal
1	APCLKP
2	APCLKP
3	APRXN
4	APRXP
5	APTXN
6	APTXP
7	APREXT
8	MDIO0
9	MDIO1
10	MDIO2
11	MDIO3
12	MDIO4
13	MDIO5
14	MDIO6
15	MDIO7
16	MDIO8
17	MDIO9
18	MDIO10
19	MDIO11
20	MDIO12
21	MDIO13
22	MDIO14
23	CPA1+
24	TPBIAS1
25	TREXT
26	APGND
27	TCPS
28	TPB1N
29	TPB1P
30	TPAIN
31	GND
32	GND
33	GND
34	GND
35	GND
36	GND
37	GND
38	GND
39	GND
40	GND
41	GND
42	GND
43	GND
44	GND
45	GND
46	GND
47	GND
48	GND
49	GND
50	GND
51	GND
52	GND
53	GND
54	GND
55	GND
56	GND
57	GND
58	GND
59	GND
60	GND
61	GND
62	GND
63	GND
64	GND

[illegible]

1009 lower LED power consumption

+5V

R1557
470_0402_5%

D47
HT-F196BP5_WHITE

Q53
2N7002_SOT23-3


CR_LED#

R2097
4.7K_0402_5%



1212 Change to high active control



Security Classification	Compal Secret Data		
Issued Date	2006/02/13	Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



				Compal Electronics, Inc.					
Title				JMB380/385 card reader/1394					
Size		Document Number						Rev	
		LA-4082P Vader Discrete						0.2	
Date:		Wednesday, December 26, 2007			Sheet		33 of 58		



Schematic diagram of the input stage of a 4-bit parallel adder. The circuit is powered by a 5V supply. It features a series of components connected to ground (GND and GND_A):


- Capacitor C746 (1000pF 0402 50V7K) connected to GND.
- Capacitor C747 (1000pF 0402 50V7K) connected to GND.
- Capacitor C748 (1000pF 0402 50V7K) connected to GND.
- Capacitor C749 (1000pF 0402 50V7K) connected to GND.
- Resistor R2068 (0.0402_5%) connected to GND.
- Resistor R527 (0.1206_5%) connected to GND.
- Resistor R528 (0.1206_5%) connected to GND_A.

The output of the R528 resistor is connected to GND_A, labeled 36.37, 42.


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	Doc# IDT9271B7	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custor	LA-4082P Vader Discrete	0.2
				Date:	Wednesday, December 26, 2007	Sheet 34 of 58

MDC 1.5 Conn.

Change type 4/25




Mini Card 1---Robson






Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	MDC 1.5 & Robson	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4082P Vader Discrete
				Date	Rev
				Wednesday, December 26, 2007	0.2

0906 Change
3/28 from
NC7SZ04P5X_SC70-5
change to 2N7002






0906 Change pin define
Audio & USB board conn



SP02000D000 S W-CONN ACES 85204-04001 4P P1.25

SPEAKER



Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMP & Audio Jack	
Size		Document Number		Rev	
Custom		LA-4082P Vader Discrete		0.2	
Date		Wednesday, December 26, 2007		Sheet 36 of 58	

[illegible]

Left side ESATA/USB combination Connector

1023 change to follow 14"

28 USB20_N2
28 USB20_P2

27 SATA_TXP5
27 SATA_TXN5

27 SATA_RXN5_C
27 SATA_RXP5_C

C784 2 1 0.01U 0402 16V7K
C785 2 1 0.01U 0402 16V7K

SATA_TXP5
SATA_TXN5
SATA_RXN5
SATA_RXP5

USB_VCC
CONN@JP25
USB
B_VCC
B_D-
B_D+
B_GND
GND
A+ ESATA
A-
B+ SHIELD
B- SHIELD
GND SHIELD
TYCO_1759576-1

@D15
VIN IO1
VIN IO1
IO2 GND
PRTR5V0U2X_SOT143-4
SATA_TXP5
SATA_TXN5

@D84
VIN IO1
VIN IO1
IO2 GND
PRTR5V0U2X_SOT143-4
SATA_RXP5
SATA_RXN5

@D85
VIN IO1
VIN IO1
IO2 GND
PRTR5V0U2X_SOT143-4
USB20_P2
USB20_N2

USB cable connector for Right side

[illegible][illegible]

BT Connector

CONN@ JP30

1 1 +3VAUX_BT

2 USB20_P6_R R567 2 1 0 0402 5%

3 USB20_N6_R R568 2 1 0 0402 5%

4

5 @R569 1 2 1K 0402 5%

6 @R570 1 2 1K 0402 5%

7

8 X

9 0612 no install

10 GND1

GND2

ACES_88231-08001

1212 BT issue, change circuit

+3V3

R2112 0_0603_5%

@R572 0_0603_5%

C790 1U_0603_10V4Z

C794 0.1U_0402_16V4Z

R2114 100K_0402_5%

Q24 Si2301BDS_SOT23

C791 0.01U_0402_16V7K

C792 0.1U_0402_16V4Z

C793 4.7U_0805_10V4Z

R574 10K_0402_5%

28 BT_OFF

+3VAUX_BT

+5VSW

IO1

IO2 GND



PRTR5V0U2X SOT143-A

USB20_P6_R


USB20_N6_R

@D25


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2006/02/13	Deciphered Date	2006/03/10	Title	USB, BT, eSATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
					LA-4082P	Vader Discrete	0.2
Date:					Wednesday, December 26, 2007	Sheet	38 of 58




Accelerometer-1




Accelerometer-2



Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2006/02/13	Deciphered Date		2006/03/10	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						BIOS ROM					
						Size	Document Number				Rev
						LA-4082P Vader Discrete					0.2
Date: Wednesday, December 26, 2007						Sheet 39 of 58					





LED




for debug only

1212 Delete SW5, SW6


K/B backlight



SWITCH BOARD.





T/P Board (Include T/P_ON/OFF)



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2006/02/13	Deciphered Date		2006/03/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				KBD, ON/OFF, SW, CIR		
				Size	Document Number	
Custom	LA-4082P Vader Discrete					
				Date:	Wednesday, December 26, 2007	Sheet 41 of 58

4V = Notebook S0, Dock on



1009 Remove TV components



The schematic diagram illustrates the electrical connections for the FOX-QLI122L-H212AR-TF module. Key components and their connections include:

- Resistors:** R649 and R650 are 2k 0402 5% resistors connected between JACK_DET# 34_36 and DOCK_VOL_UP#/DOCK_VOL_DWN# 40.
- Capacitor:** C827 is a 1000pF 0402 50V7K capacitor connected to a +1.5VS supply.
- Connectors:** PJP3 (PAD-OPEN 2x2m) and PJP4 (CONN@ JP40) are used for external connections.
- Signals:** Various digital and analog signals are shown, including GREEN, RED, BLUE, D_DDCDATA, D_HSYNC, D_DDCLK, D_VSYNC, USB20_P3, RJ45 MIDI+/-, AUDIO_OGND, DOCK_VOL_UP#, and DOCK_VOL_DWN#.
- Grounding:** A green curved line represents a ground plane or shield area, with labels like SHIELD SHIELD and GND.

Figure 1 illustrates the input and output circuitry of the microphone module. The top section shows the microphone input, with two channels labeled DOCK LOUT_R, DOCK LOUT_L and DOCK MIC_R, DOCK MIC_L. Each channel uses a 220pF capacitor (C942, C943, C923, C924) connected to ground. The bottom section shows the output circuitry, with two channels labeled R VOL UP# and R VOL DWN#. Each channel uses a 1000pF capacitor (C830, C831) connected to ground.




Need 600 Ohm 500 mA




Security Classification		Compal Secret Data		Compal Electronics, Inc. DOCK CONN.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	LA-4082P Vader Discrete	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	LA-4082P Vader Discrete	0.1
				Wednesday, December 26, 2007	Sheet	42 of 58


+5VALW to +5VS Transfer





+3VALW to +3VS Transfer




DIMM LED




+1.8V to +1.8VS Transfer




1009 Add for LED power




1212 Outline modify



Discharge circuit





Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Wednesday, December 26, 2007
				Sheet	43 of 58




1212 Add 0 ohm


HDMI Connector




Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	HDMI LS & Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4082P Vader Discrete
Date: Wednesday, December 26, 2007				Sheet	Rev 0.1
				44	0.1




PH1 under CPU bottom side :
CPU thermal protection at 90 +-3 degree C
Recovery at 47 +-3 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Connector/CPU_OTP	
Size	Document Number	Montevina Consumer Discrete		Rev	
Date:	Wednesday, December 26, 2007	Sheet	45	of	58








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VSP	
Size	Document Number			Montevina Consumer Discrete	
Date:	Wednesday, December 26, 2007			Sheet	48 of 58
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.05V_VCCP/1.8VP	
Size	Document Number	Montevina Consumer Discrete		Rev	0.1
Date:	Wednesday, December 26, 2007	Sheet	49 of 58		



32,34,40,43,46,48,49,52 SUSP#



Security Classification		Compal Secret Data		Compal Electronics, Inc. 0.9VSP/2.5VSP/1.2V_PCIE		
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Montevina Consumer Discrete Date: Wednesday, December 26, 2007 Sheet 50 of 58		
				Size	0.1	



Version Change List (P. I. R. List) for Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Cut in
1	43 44 50	DCIN/ BATTERY CONN Charger ADP_OCP	2006/09/07	HP R.L.	Change charger control from HW to FW	All the related components	DB1B
2	50	ADP_OCP	2006/10/12	HP R.L.	Identify 65W adapter as "light"	Change PR223 from 180K to 147K	DB2
3	51	VDD_CORE /PCIE_VDD	2006/10/12	HP R.L.	Change VGA chipset from ATi M62S to M64S	Change PR355 from 11K to 9.76K Change PR392 from 33.2K to 24.9K	DB2
4	52	+1.25VMP/ +1.05V_VCCP	2006/10/12	HW Tony J	For HW's requirement, fine tune +1.05V_VCCP sequence	Change PR249 from 0 to 47K Add PC186 as 47pF Install PD45	DB2
5	51	VDD_CORE /PCIE_VDD	2006/10/12	PWR Francis H	Fine tune PCIE_VDD	Change PR358 from 47K to 49.9K Change PR359 from 150K to 100K	DB2
6	51	VDD_CORE /PCIE_VDD	2006/11/08	HW Tony J	Fine tune the GPU "Power Play" sequence	Add PC196 as 1uF	SI
8	51	VDD_CORE /PCIE_VDD	2006/11/08	HW Tony J	Fine tune the power sequence of PCIE_VDD	Change PU31 pin5, 9 source from VDD_MEM18 to +1.8V	SI
9	44	Charger	2006/11/08	PWR Francis H	Base on "Energy STAR" spec, reduce S5 and S3 power consumption (AC mode)	Uninstall PQ11	SI
10	48	1.8V/0.9V	2006/11/08	HP	Add PM_SLP_M# sequence	Add PR387	SI
11	52	+1.25VMP/ +1.05V_VCCP	2006/11/20	HW Tony J	For HW's requirement, fine tune +2.5VS sequence	Change PR243 to 47K, Change PC170 to 0.1uF	SI
12	52	+1.25VMP/ +1.05V_VCCP	2007/2/28	HW Tony J	Fine tune the +2.5VS power level to 2.57V (typ)	Change PR244 from 13K to 13.7K	SI2
13	50	ADP_OCP	2007/2/28	HP R.L.	System identity	Change PR223 from 147K to 137K	SI2

	S			3		2		1	
	Item	Fixed Issue	Reason for change	PAGE	Modify List	M.B. Ver.			
<2007.10.08>	1	Fix Audio disappear	follow Intel SB design suggestion to separate HDA Bus	27	Add R439, R440, R442, R444	0.2			
	2		Add to determine board type and project	28	Add R777, R776, R774, R775	0.2			
	3		Meet EC request	28	non-stuff R419, R695				
	4	Fix Audio disappear	follow Intel SB design suggestion	29	Change power rail from +1.5v to +3v	0.2			
	5		meet SW debug request	32	Add Debug CLK and PLT_RST#	0.2			
	6	Fix Audio disappear	follow Intel HDA bus design for Discrete platform	34	Change codec power rail from +1.5v to +3v	0.2			
<2007.10.09>	7	Fix can not power on issue	Meet EC and SPI access sequence	39	change SPI power rail from+3valw to +3VL	0.2			
	1		Follow Intel design guide	7	Change R30 value	0.2			
	1	Fix HDMI can not detect	follow Nvidia design request	18	change HDMI I2C channel to I2C B channel	0.2			
	2		Meet HP request to remove TV	18	Remove TV all components at VGA side	0.2			
	3		update ODD footprint	30	update JODD footprint	0.2			
	4	Fix ODD wrong pins	lower system power consumption	33	change Card Reader LED power rail	0.2			
	5		Meet Sub-woofer pwoer request	37	change D81, D82	0.2			
	6	Solve EC always damage	Solve EC always damage	40	change D53 direction	0.2			
	7		Double pull up and pwoer rail is different	41	Remove pull up resisters	0.2			
	8		lower system power consumption	41	change Cap-lock, HDD LED power rail	0.2			
	9		Meet HP request to remove TV	42	Remove TV all components at Dock side	0.2			
<2007.10.19>	10		lower system power consumption and meet LED status	43	Add +5VS_LED (Inculde DIM function)	0.2			
	11		solve HDMI pull up	44	update D79 footprint	0.2			
	1		Meet ME limit area at KBC	27	Change Y4 material	0.2			
<2007.10.20>	2		Follow IDT suugestion	35	change R886 to 1206	0.2			
	3		Follow Nvidia suggestion	25	Change R193, R196 size to 0603	0.2			
	1		follow correct power rail	38	change Touch screen power rail	0.2			
<2007.10.22>	2		Meet HP request	39	Change ST 6-sensor P/N & package	0.2			
	3		Meet HP request for WLAN &TV slot swap	32	Swapped WLAN and TV all support components	0.2			
	1		Change LAN chip to meet Energy star spec	31	change LAN brand to Realtek	0.2			
	2								
				Security Classification	Compal Secret Data		Compal Electronics, Inc.		
				Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title HW PIR(1)	
				THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Wednesday, December 26, 2007	Sheet 54 of 58
								Size Custom	Rev 0.1

	Item	Fixed Issue	Reason for change	PAGE	Modify List	M.B. Ver.
<2007.10.23>	1	Fix USB loading of SB	follow 14" Blade USB channel design	28 17 32 38 38 42	Chnage all USB channel Change USB channel of Camera Change USB channel of WLAN & TV Tuner & New card Change USB channel of Left side, Right side, E-SATA Change USB channel of Touch screen, Finger print Change USB channel of Dock	0.2
	2		Follow JMicro CardReader Vendor Suggestion	33	Change R114 & R1546 value	0.2
	3		Solve Speak no sound issue	36 36 34	add pullup at HP_DET# Change Q203 to N-channel FET Change R524 pin2 connect to JACK_DET#	0.2
	1		Meet HP request for QC and DC co-lay	4 5 6	add GTLREF and XDP circuits	0.2
	2		Meet Intel request for CLK request	15	Add R127 to meet Intel CLK design	0.2
	3		Solve G-sensor LED control	28, 41	change G-sensor LED control to GPIO19 of SB	0.2
<2007.10.25>	4		Follow Capactivity board design	41	change Pin7 & 7 NET	0.2
	1			34	Use Audio Codec GPIO5 to shutdown Sub-woofer	
	2			40	Connect HDA_RST#_CODEC to EC	
<2007.10.31>	3			34	Separate SPDIF out to VGA and Docking	
	1		Common design	16	R204,R205 no stuff	0.3
	2		Change +5VS_LOGO resistor size to 0805	17	R642 size to 0805	0.3
<2007.11.02>	3		Double pull up	20	R2046,R2047 no stuff	0.3
	4		For card reader power	33	install R1553	0.3
	5		For KBC C0 version	40	R616 no stuff	0.3
	6		Add pull down resistor for SUSP# and SYSON	40	Change R615 to 8.2k and add R2062	0.3
	7		Change HAD_RST#_CODEC from KBC pin 36 to pin 38	40		0.3
	8		Change GSENSOR LED control pin from SB to KBC	41	Install R668, no install R667	0.3
	9		Add pull down for sub-woofer power-down	37	Add R2063	0.3

Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	HW PIR(2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Wednesday, December 26, 2007
				Sheet	55 of 58
				Rev	0.1

		5	4	3	2	1
	Item	Fixed Issue	Reason for change	PAGE	Modify List	M.B. Ver.
<2007.11.04>	1		Move resistor from LS4086P to MB	41	Add R2064	0.3
	2		Change to dual type for layout space	16	Change Q69,Q70 to dual type	0.3
	3		Only use LIS302DLTR	39	U77, R2025 no install	0.3
	4		Change CIR_IN power rail	40	Connect R642.1 to +5VL	0.3
<2007.11.05>	1		nVIDIA suggestion for NB9M-GS/GE	22	R1005 change to 475 ohm	0.3
<2007.11.06>	2		nVIDIA suggestion -- add Pull up 2.2K on HDMIDAT_VGA and HDMICKL_VGA to +3VS. at VGA side	18	Add R2065,R2066	0.3
	1	EMI request	CRT add resistor for EMI	16	Add R2069,R2070,R2071	0.3
	2		HP suggestion	34	Change C746,C747,C748,C749 to 1000PF	0.3
	3		USB camere power and add GP0 pin for shutdown	17	Add PJP5,R2072,R2073	0.3
	4		LAN DSM support	31	1. USB camera - SB GPIO20 2. ISOLATE - SB GPIO18 3. LAN OGPIO - SB GPIO14	0.3
	5		EC_BEEP	34	Add R2076	0.3
	6		G-sensor LED control by SB	41	Delete R668	0.3
<2007.11.07>	1		Modify FPR connector pin assignment	38	Modify JP41 pin assignment	0.3
	2		Modify Audio	34 36 37 42	1. Add C2108,C2109,R2080,R2081 2. Add R2082,R2083 3. Change C1008,C1009 to 1UF 4. Delete C976,C977 5. Delete R515,R516,C916 6. Change C982,C980,C984 from 5000p to 0.039u 7. Change C983,C992 from 1000p to 100p 8. Add EC_MUTE# to sub-woofer shutdown pin and R2084	0.3
	3		nVIDIA suggestion	20	1. Delete strap pin 2. Change R1020, R1015, R1010 to 475 ohm 3. Swap THERMDN and THERMDP	0.3
	<2007.11.08>	1		EMI request	17	Add C2100,C2111
2			Audio	36 37	Change C970,C971 to 22uF, add C2112, change D38 to dual type	0.3
<2007.11.09>	1		nVIDIA suggestion	19 20	Change HDMI DDC to I2CD R387,R388,R415,R422,R427 -- install Change R415 to 10 ohm and no install Delete R99, Change +IFPC_PLLVDD to +PCIE	0.3
	2		JMicron suggestion	33	Do not install R2030 Add D86 for card reader wake up Add SB GPIO22 for wake up event	0.3
<2007.11.12>	1		HP request	4	Add EMC1403 for Qaud core	0.3
			Security Classification		Compal Secret Data	
			Issued Date		Deciphered Date	
			2006/02/13		2006/03/10	
			THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
			Title		Compal Electronics, Inc.	
			Size		HW PIR(3)	
			Document Number		Montevina Consumer Discrete	
			Rev		0.1	
			Date:		Wednesday, December 26, 2007	
			Sheet		56 of 58	
			1			
		5	4	3	2	1

[illegible]

