

Compal confidential


Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_GM+ICH9-M core logic

2008-05-22
REV : 0.3



Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer UMA	0.3
Date: Friday, May 23, 2008				Sheet	1 of 44



Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS
	S0	O	O	O
	S1	O	O	O
	S3	O	O	X
	S5 S4/AC	O	O	X
	S5 S4/ Battery only	O	X	X
	S5 S4/AC & Battery don't exist	X	X	X

USB assignment :	PCIe assignment :
USB-0 Right side port	PCIe-1 WLAN
USB-1 Right side port	PCIe-2 Robson
USB-2 Left side port (combo with ESATA)	PCIe-3 TV-tuner
USB-3 Dock	PCIe-4 LAN
USB-4 USB Camera	PCIe-5 Card reader
USB-5 WLAN	PCIe-6 New card
USB-6 Bluetooth	
USB-7 Finger Printer	
USB-8 TV-tuner	
USB-9 New card	
USB-10 Left side port	
USB-11 Touch screen	

Symbol Note :




45@ : stuff when 45 level assembly.
@ : just reserve , no stuff.
DEBUG@ : reserve for debug only.

SMBUS Control Table

	SOURCE	INVERTER	Battery	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK Gen.	MINI CARD	LCD	Cap.board
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	V _{CY}
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	X
ESB_CLK ESB_DAT	KB926	X	X	X	X	X	X	X	X	V _{ENE}
DDC2_CLK DDC2_DAT	North Bridge	X	X	X	X	X	X	X	V	X
ICH_SMBCLK ICH_SMBDATA	South Bridge	X	X	X	X	V	V	V	X	X

I2C / SMBUS ADDRESSING



DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0




* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.



Length match within 25 mils. The trace width/space/other is 20/7/25.







Mid Frequency Decoupling

Near CPU CORE regulator

ESR <= 1.5m ohm
Capacitor > 1980uF



Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer Discrete	0.3
				Date: Monday, May 26, 2008	Sheet 6 of 44

13 DDR_A_D[0..63]

DDR A D0 AJ38 SA_DQ_0
DDR A D1 AJ41 SA_DQ_1
DDR A D2 AN38 SA_DQ_2
DDR A D3 AJ38 SA_DQ_3
DDR A D4 AJ36 SA_DQ_4
DDR A D5 AJ40 SA_DQ_5
DDR A D6 AM44 SA_DQ_6
DDR A D7 AM42 SA_DQ_7
DDR A D8 AM43 SA_DQ_8
DDR A D9 AN44 SA_DQ_9
DDR A D10 AU40 SA_DQ_10
DDR A D11 AT38 SA_DQ_11
DDR A D12 AN41 SA_DQ_12
DDR A D13 AN39 SA_DQ_13
DDR A D14 AU44 SA_DQ_14
DDR A D15 AU42 SA_DQ_15
DDR A D16 AV39 SA_DQ_16
DDR A D17 AY44 SA_DQ_17
DDR A D18 BA40 SA_DQ_18
DDR A D19 BD43 SA_DQ_19
DDR A D20 AV41 SA_DQ_20
DDR A D21 AV43 SA_DQ_21
DDR A D22 BB41 SA_DQ_22
DDR A D23 BC40 SA_DQ_23
DDR A D24 AV37 SA_DQ_24
DDR A D25 BD38 SA_DQ_25
DDR A D26 AV37 SA_DQ_26
DDR A D27 AT36 SA_DQ_27
DDR A D28 AY38 SA_DQ_28
DDR A D29 BB38 SA_DQ_29
DDR A D30 AV36 SA_DQ_30
DDR A D31 AW36 SA_DQ_31
DDR A D32 BD13 SA_DQ_32
DDR A D33 AU11 SA_DQ_33
DDR A D34 BC11 SA_DQ_34
DDR A D35 BA12 SA_DQ_35
DDR A D36 AU13 SA_DQ_36
DDR A D37 AV13 SA_DQ_37
DDR A D38 BD12 SA_DQ_38
DDR A D39 BC12 SA_DQ_39
DDR A D40 BB9 SA_DQ_40
DDR A D41 BA9 SA_DQ_41
DDR A D42 AU10 SA_DQ_42
DDR A D43 AV9 SA_DQ_43
DDR A D44 BA11 SA_DQ_44
DDR A D45 BD9 SA_DQ_45
DDR A D46 AV8 SA_DQ_46
DDR A D47 BA6 SA_DQ_47
DDR A D48 AV5 SA_DQ_48
DDR A D49 AT9 SA_DQ_49
DDR A D50 AN8 SA_DQ_50
DDR A D51 AU5 SA_DQ_51
DDR A D52 AU6 SA_DQ_52
DDR A D53 AT5 SA_DQ_53
DDR A D54 AN10 SA_DQ_54
DDR A D55 AN10 SA_DQ_55
DDR A D56 AM11 SA_DQ_56
DDR A D57 AM5 SA_DQ_57
DDR A D58 AJ9 SA_DQ_58
DDR A D59 AJ8 SA_DQ_59
DDR A D60 AN12 SA_DQ_60
DDR A D61 AM13 SA_DQ_61
DDR A D62 AJ11 SA_DQ_62
DDR A D63 AJ12 SA_DQ_63

DDR SYSTEM MEMORY A

CANTIGA ES_FCBGA1329

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

BD21 DDR A BS0
BG18 DDR A BS1
AT25 DDR A BS2

BB20 DDR A RAS#
BD20 DDR A CAS#
AY20 DDR A WE#

AM37 DDR A DM0
AT41 DDR A DM1
AY41 DDR A DM2
AU39 DDR A DM3
BB12 DDR A DM4
AY6 DDR A DM5
AT7 DDR A DM6
AJ5 DDR A DM7

AJ44 DDR A DQS0
AT44 DDR A DQS1
BA43 DDR A DQS2
BC37 DDR A DQS3
AW12 DDR A DQS4
BC8 DDR A DQS5
AJ8 DDR A DQS6
AM7 DDR A DQS7
AJ43 DDR A DQS#0
AT43 DDR A DQS#1
BA44 DDR A DQS#2
BD37 DDR A DQS#3
AY12 DDR A DQS#4
BD8 DDR A DQS#5
AU9 DDR A DQS#6
AM8 DDR A DQS#7

BA21 DDR A MA0
BC24 DDR A MA1
BG24 DDR A MA2
BH24 DDR A MA3
BG25 DDR A MA4
BA24 DDR A MA5
BD24 DDR A MA6
BG27 DDR A MA7
BC25 DDR A MA8
AW24 DDR A MA9
BC21 DDR A MA10
BG26 DDR A MA11
BH17 DDR A MA12
BH17 DDR A MA13
AY25 DDR A MA14

DDR_A_DM[0..7] 13

DDR_A_DQS[0..7] 13

DDR_A_DQS#[0..7] 13

DDR_A_MA[0..14] 13

14 DDR_B_D[0..63]

DDR B D0 AK47 SB_DQ_0
DDR B D1 AH46 SB_DQ_1
DDR B D2 AP47 SB_DQ_2
DDR B D3 AP46 SB_DQ_3
DDR B D4 AJ46 SB_DQ_4
DDR B D5 AJ48 SB_DQ_5
DDR B D6 AM48 SB_DQ_6
DDR B D7 AP48 SB_DQ_7
DDR B D8 AU47 SB_DQ_8
DDR B D9 AU46 SB_DQ_9
DDR B D10 BA48 SB_DQ_10
DDR B D11 AT47 SB_DQ_11
DDR B D12 AY48 SB_DQ_12
DDR B D13 AR47 SB_DQ_13
DDR B D14 BA47 SB_DQ_14
DDR B D15 BC46 SB_DQ_15
DDR B D16 BC47 SB_DQ_16
DDR B D17 BC44 SB_DQ_17
DDR B D18 BG43 SB_DQ_18
DDR B D19 BF43 SB_DQ_19
DDR B D20 BE45 SB_DQ_20
DDR B D21 BC41 SB_DQ_21
DDR B D22 BF40 SB_DQ_22
DDR B D23 BF41 SB_DQ_23
DDR B D24 BG38 SB_DQ_24
DDR B D25 BF38 SB_DQ_25
DDR B D26 BH35 SB_DQ_26
DDR B D27 BG35 SB_DQ_27
DDR B D28 BH40 SB_DQ_28
DDR B D29 BC39 SB_DQ_29
DDR B D30 BG34 SB_DQ_30
DDR B D31 BH34 SB_DQ_31
DDR B D32 BH14 SB_DQ_32
DDR B D33 BG12 SB_DQ_33
DDR B D34 BH11 SB_DQ_34
DDR B D35 BG8 SB_DQ_35
DDR B D36 BH12 SB_DQ_36
DDR B D37 BE11 SB_DQ_37
DDR B D38 BF8 SB_DQ_38
DDR B D39 BG7 SB_DQ_39
DDR B D40 BC5 SB_DQ_40
DDR B D41 BC6 SB_DQ_41
DDR B D42 AY3 SB_DQ_42
DDR B D43 AY1 SB_DQ_43
DDR B D44 BF6 SB_DQ_44
DDR B D45 BF5 SB_DQ_45
DDR B D46 BA1 SB_DQ_46
DDR B D47 BD3 SB_DQ_47
DDR B D48 AV2 SB_DQ_48
DDR B D49 AR3 SB_DQ_49
DDR B D50 AR3 SB_DQ_50
DDR B D51 AN2 SB_DQ_51
DDR B D52 AY2 SB_DQ_52
DDR B D53 AV1 SB_DQ_53
DDR B D54 AP3 SB_DQ_54
DDR B D55 AR1 SB_DQ_55
DDR B D56 AL1 SB_DQ_56
DDR B D57 AL2 SB_DQ_57
DDR B D58 AJ1 SB_DQ_58
DDR B D59 AH1 SB_DQ_59
DDR B D60 AM2 SB_DQ_60
DDR B D61 AM3 SB_DQ_61
DDR B D62 AH3 SB_DQ_62
DDR B D63 AJ3 SB_DQ_63

DDR SYSTEM MEMORY B

CANTIGA ES_FCBGA1329

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

BC16 DDR B BS0
BB17 DDR B BS1
BB33 DDR B BS2

AU17 DDR B RAS#
BC16 DDR B CAS#
BE14 DDR B WE#

AM47 DDR B DM0
AY47 DDR B DM1
BD40 DDR B DM2
BE35 DDR B DM3
BG11 DDR B DM4
BA3 DDR B DM5
AP1 DDR B DM6
AK2 DDR B DM7

AL47 DDR B DQS0
AV48 DDR B DQS1
BC37 DDR B DQS2
BH9 DDR B DQS3
BB2 DDR B DQS4
AU1 DDR B DQS5
AN6 DDR B DQS6
AL46 DDR B DQS7
AV47 DDR B DQS#1
BH41 DDR B DQS#2
BH37 DDR B DQS#3
BG9 DDR B DQS#4
BC2 DDR B DQS#5
AT2 DDR B DQS#6
AN5 DDR B DQS#7

AV17 DDR B MA0
BA25 DDR B MA1
BC25 DDR B MA2
AU25 DDR B MA3
AW25 DDR B MA4
BB28 DDR B MA5
AU28 DDR B MA6
AW28 DDR B MA7
AT33 DDR B MA8
BD33 DDR B MA9
BB16 DDR B MA10
AW33 DDR B MA11
BH15 DDR B MA12
BH15 DDR B MA13
AU33 DDR B MA14

DDR_B_DM[0..7] 14


DDR_B_DQS[0..7] 14

DDR_B_DQS#[0..7] 14

DDR_B_MA[0..14] 14

Security Classification				Compal Secret Data				Title			
Issued Date				2006/02/13				2006/03/10			
Deciphered Date											
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Document Number			
				Cust				Montevina Consumer Discrete			
				Date:				Friday, May 23, 2008			
				Sheet				8 of 44			
				Rev				0.3			


Reserve for Intel DPST function.



0430_Remove C1018-C1025 (Reserve for WWAN issue)


Solve 3G WWAN issue

LVDS
TV
VGA
PCI-EXPRESS
GRAPHICS

















Strap Pin Table


CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 = (TLS) chiper suite with no confidentiality 1 = (TLS) chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane, 15->0, 14->1 1 = Normal Operation, Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.





Security Classification				Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10			Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Cantiga(3/6)-VGA/LVDS/TV	
				Custom	Montevina Consumer Discrete	Rev 0.3	
				Date:	Friday, May 23, 2008	Sheet	9 of 44



Security Classification		Compal Secret Data		Compal Electronics, Inc. Cantiga(4/6)-PWR	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	Cantiga(4/6)-PWR Document Number Montevina Consumer Discrete
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.3
Date:				Friday, May 23, 2008	Sheet 10 of 44




Security Classification				Compal Secret Data				Title			
Issued Date				2006/02/13				2006/03/10			
Deciphered Date											
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Document Number			
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Montevina Consumer Discrete				Rev 0.3			
Date: Friday, May 23, 2008				Sheet 11 of 44							




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	Cantiga(6/6)-PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev 0.3	
				Document Number	Montevina Consumer Discrete	
				Date	Friday, May 23, 2008	
				Sheet	12	of 44

8 DDR_A_DQS#[0..7]
8 DDR_A_D[0..63]
8 DDR_A_DM[0..7]
8 DDR_A_DQS[0..7]
8 DDR_A_MA[0..14]



Layout Note:
Place near
JDIMM1



Layout Note:
Place one cap close to every 2
pullup
resistors terminated to +0.9V




Layout Note:
Place these resistor
closely JP3,all
trace length Max=1.5"





Security Classification			Compal Secret Data			Title		
Issued Date	2006/02/13	Deciphered Date	2006/03/10			Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OUTSIDE THE CUSTOMER DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			SO-DIMM A			DDRII-SODIMM SLOT1		
Date: Friday, May 23, 2008			Sheet 13 of 44			Rev 0.3		

8 DDR_B_DQS#[0..7]
8 DDR_B_D[0..63]
8 DDR_B_DM[0..7]
8 DDR_B_DQS[0..7]
8 DDR_B_MA[0..14]


Layout Note:
Place near
JDIMM2



Layout Note:
Place one cap close to every 2
pullup
resistors terminated to +0.9V




Layout Note:
Place these resistor
closely JP3, all
trace length Max=1.5"




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					DDRII-SODIMM SLOT2	
					Document Number	
					Montevina Consumer Discrete	
					Rev 0.3	
					Date: Friday, May 23, 2008	
				Sheet 14 of 44		

CRT Connector





CRT Termination/EMI Filter

Note: CRT / TV-out should route to JP30 first then to the JP1 & JP2 on system side.




Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer Discrete	0.3
Date: Friday, May 23, 2008				Sheet	16 of 44






A16 swap override Strap

PCI_GNT3# Low= A16 swap override Enble
High= Default *




Boot BIOS Strap



PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *



ICH9M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
ICH9M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)




0510_Follow Intel check list.







0506_Add R49.
HDD
2nd HDD

XOR CHAIN ENTRANCE STRAP:RSVD









ICH_RSVD	HDA_SDOUT_CODEC	
0	0	
0	1	
1	0	
1	1	

For HDA_BITCLK_NB crossmoat issue





Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		Montevina Consumer Discrete		0.3	
Date		Friday, May 23, 2008		Sheet 19 of 44	




PCB 03W LA-4081P REV0 M/B UMA

Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	HDD & CDROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer Discrete	0.3
				Date: Friday, May 23, 2008	Sheet 22 of 44




SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K


MDC 1.5 Conn.




Mini Card 1---Robson




Left side USB CONNECTOR




Left side eSATA/USB combination Connector




USB cable connector for Right side




Touch screen connector




Finger printer



BT Connector




Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	USB, BT, eSATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.3
Date: Friday, May 23, 2008				Sheet	29 of 44



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/10/26	Deciphered Date	2006/07/26	EC KB926/KB Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Montevina Consumer Discrete
Date		Friday, May 23, 2008		Sheet	31 of 44

LED




Cap Lock

System status LED


Battery Charge LED

HDD LED


Mini-PCIE Card LED





K/B backlight



T/P Board (Inclde T/P_ON/OFF)




SWITCH BOARD.





Security Classification	Compal Secret Data		
Issued Date	2006/02/13	Deciphered Date	2006/07/26
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Document Number		KBD, ON/OFF, SW, CIR	
Date		Monday, May 26, 2008	
Sheet		32 of 44	
Rev		0.3	







0V = Notebook S4/S5, Dock off
2.5V = Notebook S3, Dock on
4V = Notebook S0, Dock on



The diagram is a detailed PCB schematic for a dock connector. It features a central dock connector component with multiple pins. The top section of the schematic shows the dock connector pins (43-44) connected to various components, including capacitors (C822, C832, C833, C834, C827, C830, C831, C942, C943, C1011, R647) and resistors (R1013, R1014, R649, R650, R804). The bottom section shows the dock connector pins (41-42) connected to various components, including capacitors (C822, C832, C833, C834, C827, C830, C831, C942, C943, C1011, R647) and resistors (R1013, R1014, R649, R650, R804). The diagram is a complex circuit board layout with many components and connections.


[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	DOCK CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3	
				Montevina Consumer Discrete		
Date	Friday, May 23, 2008		Sheet	33	of	44




Discharge circuit

0512_Change from 470 ohm to 10 ohm.




Security Classification	Compal Secret Data			Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Montevina Consumer Discrete	0.3
Date: Friday, May 23, 2008				Sheet	34 of 44

EQUALIZATION SETTING:
 [PC1,PC0]=00,8dB
 [PC1,PC0]=01,4dB (Recommended)
 [PC1,PC0]=10,12dB
 [PC1,PC0]=11,0dB




0512_change from 4.7K to 3.09K ohm.

0505_Reserve R45 for new HDMI level shifter.
 0522_Stuff R45 and reserve Q102 and R563.




0522_Change from STHDLS10QTR to STHDLS10TQTR.

0522_Add R712 and pull high to +3VS_LS.




HDMI Connector





Internal pull down in STHDLS101.


Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/02/13				Deciphered Date			
								2006/03/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				HDMI LS & Conn.			
				Rev				0.3			
				Date				Friday, May 23, 2008			
				Sheet				35 of 44			



PH1 under CPU bottom side :
 CPU thermal protection at 90 +-3 degree C
 Recovery at 47 +-3 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Connector/CPU_OTP	
Date: Friday, May 23, 2008		Sheet 36 of 44		Rev 0.3	




Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.3
Date: Friday, May 23, 2008				Sheet	38 of 44



Compal Electronics, Inc.

3.3VALWP/5VALWP


Montevina Consumer Discrete



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	
				0.3	
				Date: Friday, May 23, 2008	
				Sheet 40 of 44	



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2006/11/23	
2006/11/23		2007/11/23		2007/11/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
				Montevina Consumer Discrete	
				Rev	
				0.3	
Date		Friday, May 23, 2008		Sheet	
				41 of 44	



Item	PAGE	Fixed Issue	Request by	Modify List	Date	Note
01	04	System thermal shutdown when use NS thermal sensor	HW	Change R8 and R9 from 100 ohm to 0 ohm. Comfirm with SMSC this change is no risk for EMC1402.	0430	SI --> PV
02	31	Follow JAK00 DIS design	HW	Change R2189 and R615 from 100K ohm to 8.2K ohm.	0430	SI --> PV
03	31	Follow JAK00 DIS design	HW	Change EC_PME# pull high power rail from +3VL to +3VALW.	0430	SI --> PV
04	31	Solve AC LED always light even without AC adapter.	HW	Reverse D54 for AC_IN.	0430	SI --> PV
05	32	Solve T/P LED always light even power off.	HW	Change T/P LED power rail from +5VALW_LED to +5VS_LED.	0430	SI --> PV
06	24	Solve +3VS/+5VS has leakage power when S5 and S3.	HW	Reseve R2160.	0430	SI --> PV
07	09	Remove useless component because JAK00 do not support WWAN.	HW	Remove C1018~C1025.	0430	SI --> PV
08	28	Remove useless component.	HW	Remove C990 and C991 (1uF_0603).	0430	SI --> PV
09	31	For ENE cap. board.	HW	Add R442 and R443.	0430	SI --> PV
10	32	Fine-tune LED brightness (Power LED and Cap Lock LED).	HW	Change R2202 to 1.8K ohm and R986 to 750 ohm.	0502	SI --> PV
11	31	To avoid Lid function abnormal when battery mode only.	HW	Chagne Lid Switch power rail from +3VALW to +3VL.	0502	SI --> PV
12	28	Reserve 0603 package if EMI need to stuff bead.	HW	Change from 0402 to 0603 size.	0502	SI --> PV
13	35	To match ST new chipset (internal Hot Plug inverse circuit).	HW	Reserve R45.	0505	SI --> PV
14	09	Double confirm NB strapping setting with CRB. it can solve flash display.	HW	Change R70 to pull low ; reserve R65 ; reserve R66, R77 (reserve R66, R77 to solve flash display)	0505	SI --> PV
15	19	Follow Intel design guild, add pull high 10k ohm for SATA_LED#	HW	Add R49 and pull high to +3VS.	0505	SI --> PV
16	15	Reserve R714 because already pull high near North Bridge.	HW	Reserve R714.	0505	SI --> PV
17	24	Solve +3VS power leakage when S3/S4/S5.	HW	Reserve R485.	0505	SI --> PV
18	17	Solve internal MIC has noise when recording.	HW	Reserve C302 and C303.	0509	SI --> PV
19	26	Solve EMI issue for digital MIC (follow Vader DIS).	EMI	Add L10.	0509	SI --> PV
20	30	Follow common design.	HW	Add pull high R61 for SPI_WP# and HOLD#.	0510	SI --> PV
21	19	Follow Intel check list.	HW	Change R363 from 180K ohm to 20K ohm and C538 from 0.1uF to 1uF.	0510	SI --> PV
22	24	Follow vender's recommend.	HW	Separate PCIE and USB card present.	0510	SI --> PV
23	04	Delete XDP debug port to solve EMI issue.	EMI	Delete JP42, R730, R733~R735, R738~R741, C851.	0512	SI --> PV
24	15	Delete XDP debug port to solve EMI issue.	EMI	Delete R134 and R135 (Remove XDP clock for XDP port).	0512	SI --> PV
25	20	Remove external HDCP interface.	HW	Delete R440~R441, R1008~R1010.	0512	SI --> PV
26	30	Remove external HDCP ROM.	HW	Delete R438~R439, R415, R422, R427, C304, and U8.	0512	SI --> PV
27	20	Remove useless function.	HW	Reserve R1040.	0512	SI --> PV
28	35	Fine-tune HDMI signal quality.	HW	Change R706 from 4.7K to 3.09K ohm.	0512	SI --> PV
29	15	Solve EMI issue.	EMI	Reserve R126.	0512	SI --> PV
30	34	Solve leakage power for VCC_HV of north bridge when S3/S4/S5..	HW	Base on Intel recommend, change R661 of +3VS discharge circuit from 470 ohm to 10 ohm	0512	SI --> PV
31	31	Solve can not power on issue if +3VL output cap. total over 20uF.	HW	Delete C1009.	0512	SI --> PV
32	28	Audio fail for ESD test.	ESD	Connect U30 thermal PAD to GNDA.	0515	SI --> PV
33	26	Audio fail for ESD test.	ESD	Connect U56 thermal PAD to GNDA.	0515	SI --> PV
34	16	Follow Blade/Vader DIS use the same material.	HW	Change L13, L15, L17.	0515	SI --> PV
35	32	Solve EMI issue for ENE cap. board.	ENE	Stuff R2192, R2193, and C996.	0515	SI --> PV
36	32	Solve EMI issue for ENE cap. board.	ENE	Add C1082, C1087, C1089~C1093.	0515	SI --> PV
37	32	Remove useless parts (LDO for ENE cap. board).	HW	Remove U79, R2139, C2126, C2127, PJP607.	0516	SI --> PV
38	32	Remove useless parts (LDO for ENE cap. board).	HW	Chagne JP38 pin1 power from +3VL_CAP to +3VL.	0516	SI --> PV
39	26	Solve MIC jack detect abnormal when plug in Dock.	HW	Change to right part number for R524 (39.2K_0402).	0519	SI --> PV
40	20	Solve pop noise when press CTRL+ALT+DEL.	HW	Reserve R424.	0520	SI --> PV
41	17	Solve wavey issue in CRT monitor.	HW	Add PJP305 to sparate GND.	0521	SI --> PV
42	17	Remove useless part.	HW	Remove L8.	0521	SI --> PV
43	26	Solve ESD test fail for Audio.	HW	Reserve R69 and C728.	0521	SI --> PV
44	29	For ESD request.	ESD	Delete R2183.	0522	SI --> PV
45	35	There is inverse circuit internal in new version chipset for HPD signal.	HW	Change U50 from STHDLS10QTR to STHDLS10TQTR.	0522	SI --> PV
46	35	Reserve inverse circuit.	HW	Reserve Q102 and R563.	0522	SI --> PV
47	35	Follow vender's recommend.	HW	Add R712 and pull high to +3VS_LS.	0522	SI --> PV
48	10	To prevent wavy issue in CRT.	HW	Add C148.	0522	SI --> PV