

JIWA3/A4

Compal Confidential

Schematics Document


Mobile Penryn uFCPGA

Intel Cantiga_GM/PM+ICH9-M

Wednesday, May 14, 2008

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number JIWA3/A4_LA4212P
				Date:	Rev 1.0
				Sheet 1 of 53	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	J1WA3/A4_LA-4212P	1.0
				Date:	Monday, May 12, 2008	Sheet 2 of 53

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	THERMAL SENSOR (CPU)	SODIMM	CLK CHIP	MINI CARD	LCD	CAP BRD
SMB_EC_CLK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	X
SMB_EC_CLK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	V
SMB_CLK_CLK1 SMB_CLK_DAT1	ICH9	X	X	X	X	V	V	V	X	X
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM@
GM@
X76@
CARD@
WLAN@
HDMI@
HDMI_PM@
HDMI_GM@
BT@

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+1.1VS	1.1V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

EDP at Tj = 97C*

Power Supply Rail		NB9M-GS		NB9M-GE	
(V)		GDDR3	DDR2	GDDR3	DDR2
NVVD	Variable	12.68A	11.57A	10.52A	9.59A
FB_DLLAVDD	1.1	25mA			
FB_PLLAVDD	1.1	10mA			
IFPC_IOVDD	1.1	385mA			
IFPD_IOVDD	1.1	385mA			
IFPE_IOVDD	1.1	385mA			
IFPF_IOVDD	1.1	385mA			
PEX_IOVDD/Q	1.1	1400mA			
PEX_PLLVDD	1.1	110mA			
PLLVD	1.1	65mA			
SP_PLLVDD	1.1	25mA			
VID_PLLVDD	1.1	50mA			
TOTAL	1.1	3.225A			
FBVDD/Q	1.8	3080mA	1720mA	3010mA	1680mA
IFPA_IOVDD	1.8	50mA			
IFPB_IOVDD	1.8	50mA			
IFPAB_PLLVDD	1.8	100mA			
IFPCD_PLLVDD	1.8	160mA			
IFPEF_PLLVDD	1.8	160mA			
TOTAL	1.8	3.6A	2.24A	3.53A	2.2A
DACA_VDD	3.3	130mA			
DACB_VDD	3.3	255mA			
DACC_VDD	3.3	130mA			
MIOA_VDDQ	3.3	10mA			
MIOB_VDDQ	3.3	10mA			
VDD33	3.3	110mA			
TOTAL	3.3	0.645A			

POWER SEQUENCE


The ramp time for any rail must be more than 40us


(+3VS) VDD33

(1.1VS) PEX_VDD

(+VGA_CORE) NVVD




(1.8VS) FBVDDQ






**H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil**

XDP Reserve



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (1/3)	
Size B	Document Number	JIWA3/A4_1A4212P		Rev	1.0
Date:	Wednesday, May 14, 2008	Sheet	5	of	53





Width=4 mil ,
Spacing: 15mil
(55Ohm)

TRACE CLOSELY CPU < 0.5"
COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)
COMP1, COMP3 layout : Width 4mils and Space 25mils (55Ohms)

layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TP


FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0



Layout note: Z0=55 ohm
0.5" max for GTLREF.




Length match within 25 mils.
The trace width/space/other is 16/7/25.

Layout Note:
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.







Mid Frequency Decoupling




ESR <= 1.5m ohm
Capacitor > 1980uF



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (3/3)	
Size B	Document Number	JIWA3/A4_1A4212P		Rev 1.0	
Date:	Monday, May 12, 2008	Sheet	7	of	53




Please check Power source if want support IAMT





For Cantiga: 2.37kohm
For Crestline: 2.4kohm
For Calero: 1.5Kohm

Note: All LVDS data signals/and it's compliments should be routed Differentially


Layout Note: Place 150
Ohm termination resistors
close to GMCH



For Cantiga: 1.02kohm
For Crestline: 1.3kohm
For Calero: 255ohm





Strap Pin Table	
CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality
CFG8	Reserved
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIE Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational. * 1 = PCIE/SDVO are operating simu.



hexainf@hotmail.com
gratuito - free of charge.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2007/10/15		2008/10/15		Crestline GMCH (4/6)-VCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Document Number		J1WA3/A4_LA4212P	
		Date		Wednesday, May 14, 2008	
		Sheet		11 of 53	







<15> +DDR MCH REF1





<15,35,37> EC TX P80 DATA






SO-DIMM A
Top side

Security Classification		Compal Secret Data		Compal Electronics, Inc. DDRII-SODIMM SLOT1	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number J1WA3/A4_LA4212P	
Date:	Monday, May 12, 2008	Sheet	14	of	53




Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9VS




Security Classification		Compal Secret Data		Compal Electronics, Inc. DDRII-SODIMM SLOT2	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				J1WA3/A4 LA4212P	
Date: Monday, May 12, 2008		Sheet 15 of 53			







A total of 8 signals are required for GB1 strapping this includes
 2 reference signals
 6 physical strapping pins
 4 logical strapping bits
 A total of 24 logical strapping bits are available





GB1 Family GPU Strap Options

GPU	FB Memory	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
NB9M-GS (0x06E9)	Samsung	32Mx16(5)	PU 5K	PD 15K	PD 30K	PU 10K	PD 10K
		64Mx16	PU 5K	PD 15K	PD 5K	PU 10K	PD 10K
	Hynix	32Mx16(7)	PU 5K	PD 15K	PD 45K	PU 10K	PD 10K
		64Mx16	PU 5K	PD 15K	PD 10K	PU 10K	PD 10K
	Qimonda	32Mx16(6)	PU 5K	PD 15K	PD 35K	PU 10K	PD 10K

Component	Manufacturer	Compal PN	
DDR2 VRAM (32M*16)	Hynix	SA0000FF30	
	Qimonda	SA0000S820	
	Samsung	SA0000VX10	


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date:	Monday, May 12, 2008	Sheet 19 of 53






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				VRAM DDRB		
				Size	Document Number	Rev
				Cusum	J1WA3/A4_LA4212P	1.0
				Date: Monday, May 12, 2008		




FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



SA000020K00 (Silego : SLG8SP556VTR)
SA000020H00 (ICS : ICS9LPRS387AKLFT)



For ITP_EN, 0 =SRC8/SRC8#; 1 = ITP/ITP#
For PCI4_SEL, 0 = Pin24/25 : DOT96 / DOT96#
Pin28/29 : LCDCLK / LCDCLK#
1 = Pin24/25 : SRC_0 / SRC_0#
Pin28/29 : 27M/27M_SS








SRC PORT LIST

PORT	DEVICE
SRC0	MCH_DREFCLK
SRC2	MCH_3GPLL
SRC3	PCIE_EXP#
SRC4	
SRC6	PCIE_WLAN
SRC7	PCIE_WLAN1
SRC8	
SRC9	PCIE_LAN
SRC10	PCIE_ICH
SRC11	PCIE_SATA

REQ PORT LIST


PORT	DEVICE
REQ_3#	PCIE_EXP#
REQ_4#	
REQ_6#	PCIE_WLAN
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPLL



9/13 Add inverting level shift circuit base on Design Guide P.277

9/14 Change from 4.7K to 2.2K base on Design Guide P.274

9/14 Reserve for VGA used;check pin name



Security Classification	Compal Secret Data	2007/10/15	Deciphered Date	2008/10/15	Title	Level shifter-CH7318
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Size	Document Number	J1WA3/A4_LA-4212P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Rev 1.0
Date: Thursday, May 22, 2008						Sheet 23 of 53

LCD POWER CIRCUIT

The power circuit includes a DC-DC converter (Q1, Q2, Q3) converting +5VALW to +3V. It features various resistors (R1-R6) and capacitors (C1-C4) for filtering and regulation. The output is connected to the LCD panel via a 60 MIL connector.

LCD/PANEL BD. Conn.

The panel board connector (JLVDS2) provides signals for LVDS (LVDS_A0, LVDS_A1, LVDS_A2) and VGA (VGA_LVDS_A0, VGA_LVDS_A1, VGA_LVDS_A2). It also includes a 3V power supply and ground connections.

INVERTER Conn.

The inverter connector (JP2) provides signals for INVT_PWM, DAC_BRIG, and DISPOFF#. It includes a 470P_0402_50V7K capacitor for EMI filtering.

LCD/PANEL BD. Conn.

The panel board connector (JLVDS1) provides signals for LVDS (LVDS_A0, LVDS_A1, LVDS_A2) and VGA (VGA_LVDS_A0, VGA_LVDS_A1, VGA_LVDS_A2). It also includes a 3V power supply and ground connections.

Security Classification




Security Classification	Compal Secret Data
Issued Date	2007/10/15
Deciphered Date	2008/10/15

Compal Electronics, Inc.

LVDS & DVI Connector

Size B | Document Number | Rev 1.0

Date: Monday, May 12, 2008 | Sheet 24 of 53



LCD POWER CIRCUIT

The power circuit includes a DC-DC converter (Q1, Q2, Q3) converting +5VALW to +3V. It features various resistors (R1-R6) and capacitors (C1-C4) for filtering and regulation. Input signals GM_ENVDD and VGA_ENVDD are shown.

INVERTER Conn.

The inverter section shows the connection of INVT_PWM and DAC_BRIG signals to the inverter (D13) and associated components like C18, C19, and C20.

LCD/PANEL BD. Conn.

The LCD/PANEL BD. Conn. section shows the connection of LVDS signals (LVDS_A0, LVDS_A1, LVDS_A2) and LVDS_A0#, LVDS_A1#, LVDS_A2# to the panel board.

LCD/PANEL BD. Conn.

The LCD/PANEL BD. Conn. section shows the connection of LVDS signals (LVDS_A0, LVDS_A1, LVDS_A2) and LVDS_A0#, LVDS_A1#, LVDS_A2# to the panel board.

Security Classification

Security Classification	Compal Secret Data
Issued Date	2007/10/15
Deciphered Date	2008/10/15


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

LVDS & DVI Connector

Size B Document Number JIWA3/A4_LA4212P Rev 1.0

Date: Monday, May 12, 2008 Sheet 24 of 53



LCD POWER CIRCUIT

This circuit diagram shows the power supply for the LCD panel. It includes a +5V regulator (Q1) and a +3V regulator (Q2). The circuit is powered by +5V and +3V inputs. The output of the +5V regulator is connected to the LCD panel via a 220K resistor (R6). The output of the +3V regulator is connected to the LCD panel via a 4.7K resistor (R377). The circuit also includes a 0.1uF capacitor (C1) and a 4.7uF capacitor (C4) for decoupling.

INVERTER Conn.

This diagram shows the connection for the inverter. It includes a +3V input and a +5V input. The output of the +3V regulator is connected to the LCD panel via a 4.7K resistor (R377). The output of the +5V regulator is connected to the LCD panel via a 220K resistor (R6). The circuit also includes a 0.1uF capacitor (C1) and a 4.7uF capacitor (C4) for decoupling.

LCD/PANEL BD. Conn.

This diagram shows the connection for the LCD panel. It includes a +3V input and a +5V input. The output of the +3V regulator is connected to the LCD panel via a 4.7K resistor (R377). The output of the +5V regulator is connected to the LCD panel via a 220K resistor (R6). The circuit also includes a 0.1uF capacitor (C1) and a 4.7uF capacitor (C4) for decoupling.

LVDS & DVI Connector

This diagram shows the connection for the LVDS and DVI connector. It includes a +3V input and a +5V input. The output of the +3V regulator is connected to the LCD panel via a 4.7K resistor (R377). The output of the +5V regulator is connected to the LCD panel via a 220K resistor (R6). The circuit also includes a 0.1uF capacitor (C1) and a 4.7uF capacitor (C4) for decoupling.

Security Classification

Compal Secret Data

Issued Date

2007/10/15

Deciphered Date

2008/10/15

Title

Compal Electronics, Inc.
LVDS & DVI Connector

Size

B

Document Number

J1WA3/A4_LA4212P

Rev


1.0

Date

Monday, May 12, 2008

Sheet

24 of 53



LCD POWER CIRCUIT

The power circuit includes a DC-DC converter (Q1, Q2, Q3) converting +5VALW to +3V. It features various resistors (R1-R6) and capacitors (C1-C4) for filtering and regulation. The output is connected to the LCD panel via a 60 MIL connector.

LCD/PANEL BD. Conn.

The panel board connector (JLVDS2) is connected to the LCD panel. It includes LVDS signals (LVDS_A0, LVDS_A1, LVDS_A2) and LVDS_A0#, LVDS_A1#, LVDS_A2#.

INVERTER Conn.

The inverter connector (JP2) is connected to the LCD panel. It includes INVT_PWM, DAC_BRIG, and DISPOFF# signals. The circuit also includes a 470P_0402_50V7K capacitor for EMI filtering.

LCD/PANEL BD. Conn.


The panel board connector (JLVDS1) is connected to the LCD panel. It includes LVDS signals (LVDS_A0, LVDS_A1, LVDS_A2) and LVDS_A0#, LVDS_A1#, LVDS_A2#.

LVDS & DVI Connector




The LVDS and DVI connector section includes a DC-DC converter (Q1, Q2, Q3) converting +5VALW to +3V. It features various resistors (R1-R6) and capacitors (C1-C4) for filtering and regulation. The output is connected to the LCD panel via a 60 MIL connector.

CRT Connector

Place closed to chipset







Place closed to chipset



PIN ASSIGMENT


D-SUB	FUNCTION
9	+CRT_VCC
1	RED
6	GND
2	GREEN
7, 5	GND
3	BLUE
8	GND
14	VSYNC
10	GND
13	HSYNC
11	SENSE
12	SM_DAT
15	SM_CLK
4	PIN4

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT & TV-OUT Connector
Size	Document Number	JIWA3/A4_LA4212P		Rev
Custom				1.0
Date:	Monday, May 12, 2008	Sheet	25	of 53



A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*

Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Loaction
0	1	SPI
1	0	PCI
1	1	LPC*






0308_Change R294 and R295 from 0 ohm to bead, C363 from 10uF to 680pF, C365 and C368 from 0.1uF to 680p

For Layout:
Place decoupling caps near the power pins of SmartAMC device.



Place these C and R around AGND and DGND,
then choose the one which is close to Codec


(3.33V)
250mW





Security Classification		Compal Secret Data		Compal Electronics, Inc. CX20561-AMOM Codec		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	J1WA3/A4_LA4212P	1.0
				Date:	Monday, May 12, 2008	Sheet 30 of 53

Speaker Amplifier



1nd = APA2031 (SA00001RZ00)
2nd = G1431F2U (SA000012Y00)



GAIN0	GAIN1	Gain
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



INT MIC



Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	2008/10/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Monday, May 12, 2008	Sheet	31	of 53

Compal Electronics, Inc.

AMP/VR/Audio Jack/MIC

Size Custom Document Number JIWA3/A4_LA4212P


Date: Monday, May 12, 2008 Sheet 31 of 53

Vcc 3.3V +/- 8%
Peak Icc 2750mA
with max supply droop 50mA
Average Icc 1000mA




hexainf@hotmail.com
gratuito - free of charge.



Layout Notice : Filter place as close chip as possible.




Layout Notice : Place as close chip as possible.








Layout Notice : 1.2V filter. Place as close chip as possible.



(CLKREQ#) and (ENERGY_DET) are only supported in BCM5787M




Layout Notice : Place as close chip as possible.




Notice : 4.7u 6.3V capacitor Thickness 1.25mm


Layout Notice : Filter place as close chip as possible.




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	BCM5787MKML	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		J1WA3/A4_LA4212P		Rev	1.0
Monday, May 12, 2008		Sheet 33 of 53			




Change C468, C470, C473, C474, C475, C476 from 0.01uF to 0.1uF




RJ45 CONN



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	J1WA3/A4_LA4212P
				Date:	Monday, May 12, 2008
				Sheet	34 of 53
				Rev	1.0






Need check CLK GEN & SB select pin & page







JMB385 Operation Modes

	Normal
XTEST	0
CR1_CD0N	X
CR1_CD1N	X



Use 0805 type and over 20 mils trace width on both side

Card Reader power circuit



SD,MMC,MS,XD muti-function pin define

MDIO PIN Name	SD Card PIN Name	MMC Card PIN Name	MS Card PIN Name	XD Card PIN Name
MDIO00	SD_DAT0	MMC_DAT0	MS_DAT0	XD_DAT0
MDIO01	SD_DAT1	MMC_DAT1	MS_DAT1	XD_DAT1
MDIO02	SD_DAT2	MMC_DAT2	MS_DAT2	XD_DAT2
MDIO03	SD_DAT3	MMC_DAT3	MS_DAT3	XD_DAT3
MDIO04	SD_CMD	MMC_CMD	MS_BS	XD_WE#
MDIO05	SDCLK1	MMCCLK	MSCCLK	XD_CE#
MDIO06	SD_WP#	MMC_WP#		XD_WP#
MDIO07				XD_CLE
MDIO08		MMC_DAT4	MS_DAT4	XD_DAT4
MDIO09		MMC_DAT5	MS_DAT5	XD_DAT5
MDIO10		MMC_DAT6	MS_DAT6	XD_DAT6
MDIO11		MMC_DAT7	MS_DAT7	XD_DAT7
MDIO12				XD_RE#
MDIO13				XD_R/B#
MDIO14				XD_ALE

Cardreader contactor not support MMC & MS Bit 4~7

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2006/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				4 in 1 Card
Size	Customer	Document Number	J1WA3/A4_1A4212P	Rev 1.0
Date	Monday, May 12, 2008	Sheet	36	of 53






Diagram of JP4 pin connections:





- Pin 1: +3VALW
- Pin 2: EC_TX_P80_DATA
- Pin 3: EC_RX_P80_CLK
- Pin 4: Connected to a triangle symbol (likely ground).

Component: ACES_85205-0400 ME@





Timing diagram for the ACES_85201-2005 ME@ board. The diagram shows 20 pins of the JP11 connector. Pin 1 is connected to +5V, pin 3 to +3V, and pin 14 to ground. Pins 7, 8, 9, 10, 11, 12, and 13 are connected to LPC signals: AD0, AD1, AD2, AD3, FRAME#, DRQ0#, and RST# respectively. Pins 15 and 16 are connected to CLK_PCI_DB and SERIRQ. Pins 17, 18, 19, and 20 are connected to CLK_PCI_DB, SERIRQ, and two unlabelled signals. A 10K_0402_5% resistor is connected between pins 14 and 15. A 470K resistor is connected between pins 15 and 16. A 10K resistor is connected between pins 16 and 17. A 10K resistor is connected between pins 17 and 18. A 10K resistor is connected between pins 18 and 19. A 10K resistor is connected between pins 19 and 20. A 10K resistor is connected between pins 20 and 14.




FOR EC 8M SPI ROM



LED





Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2007/10/15		Deciphered Date		2008/10/15		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LED/EC SPI ROM						
						Size B	Document Number			JIWA3/A4_LA4212P		Rev 1.0
						Date:		Wednesday, May 14, 2008		Sheet	38	of





SATA HDD Conn.

SATA ODD Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	HDD & ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				JIWA3/A4_LA4212P	
				Date: Monday, May 12, 2008	Rev 1.0
				Sheet 39	of 53


Express Card Power Switch



New Card Socket (Left/TOP)



CMOS Camera Conn



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Date:	Monday, May 12, 2008
				Sheet	40 of 53

Compal Electronics, Inc.

NEW CARD & CMOS Connector


J1WA3/A4_LA4212P

Monday, May 12, 2008



Sheet 40 of 53

Power Button


ON/OFF switch




Lid Switch




Switch Board Conn.














Audio Jack




Headphone




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	Audio Jack & SW connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date:	Monday, May 12, 2008	Sheet 41 of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Document Number	J1WA3/A4_LA4212P		Rev	1.0
Date:	Monday, May 12, 2008	Sheet	42	of	53





LIFT USB CONN. 1




LIFT USB CONN. 2




Kill Switch




RIGHT USB CONN. 3



RIGHT USB CONN.4





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	JWA3/A4_LA4212P
				Date:	Wednesday, May 14, 2008
				Sheet	43 of 53



Vin Detector			
High	18.135	17.566	17.011
Low	14.866	14.355	14.063

ACIN			
	Min.	typ.	Max.
H-->L	13.843V	14.247V	14.636V
L-->H	14.936V	15.381V	15.814V





BATT ONLY			
	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V




SP093MX0000

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/06/22		Deciphered Date		2008/06/22		Title	
								DCIN & DETECTOR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size		Document Number						Rev 1.0	
Date: Monday, May 12, 2008				Sheet 44		of 53			




PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/6/22	Deciphered Date	2008/6/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, May 12, 2008
				Sheet	45 of 53
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/06/22	Deciphered Date	2008/06/22	Title	
				+5V/+3V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
				Date:	Monday, May 12, 2008
				Sheet	47 of 53



Security Classification				Compal Secret Data			Compal Electronics, Inc.		
Issued Date				2007/6/22		Deciphered Date	2008/6/22		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			VCCP/0.9V/1.1V		
				Size	Document Number				Rev
									1.0
				Date:		Monday, May 12, 2008		Sheet	50 of 53



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2007/6/22	Deciphered Date	2008/6/22	Title	+CPU_CORE				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev			
				Custom		1.0			
				Date:	Monday, May 12, 2008	Sheet	51	of	53

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
10/12		P48	Add PR185, PR186	Reserve for debug use.
10/12		P49	Delete PC110	Because HW reserve enough CAP.
10/17		P49	Add PU11, PC136, PC141, PC142, PC139, PC110, PR187, PR188, PR189	Because need separate +VCCP and +VGA_CORE
10/17		P49	Change PR58 from 2.7k_0402_1% to 2.8k_0402_1% PR59 from 3.24k_0402_1% to 3k_0402_1%.	HW request change VGA_CORE from 1.1V to 1.16V

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title		
2005/06/01		2006/06/01		Power PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Rev
				Document Number		1.0
				J1WA3/A4_LA4212P		
Date:				Monday, May 12 2008	Sheet 51 of 51	

Compal Electronics, Inc.

Power PIR

JIWA3/A4_LA4212P

NO		PAGE	MODIFICATION LIST			PURPOSE		
1	12/10	P29	C615 change to R615 and BOM Structure change to PM@			Fix DIS Audio issue		
2	12/10	P20、P21	R104 & R154 BOM Structure change to PM@			Reduce cost		
3	12/10	P16	R86、R645、R646、R650、R651、R652 & R653 BOM Structure change to PM@			Reduce cost		
4	12/10	P29	R614 change from 10K to 45.3ohm R615 change from 12K to 54.9ohm			Fix UMA Audio issue		
5	12/10	P08	R79 change from 33 to 10ohm R80、R81、R82 & R85 change from 0 to 22 ohm			Fix UMA Audio issue		
6	12/10	P30	The C783 links to GND			Fix Internal MIC issue		
7	12/10	P41	Add L45 & L46 MBC1608121YZF Bead			Fix F/B issue		
8	01/02	P11	Change C126 package					
9	01/02	P28	Add R707 to connect VGATE to M_PWR0K			Modify power sequence		
10	01/02	P16	Add R699 to connect +VGASENSE					
11	01/02	P16	Remove U3.P1					
12	01/02	P19	Add R700 to connect GND					
13	01/02	P11	Add C707			for +VCC_DMI		
14	01/02	P16	Add C788			for nvidia request for +PEX_PLLVDD		
15	02/27	P08	change R147 from 511 ohm 1% to 499 ohm 1%					
16	02/27	P23	change D4 location					
17	02/27	P23	Add D25 , D26 for ESD					
18	02/27	P25	Add D27 , D28 & D29 for ESD					
19	02/27	P29	Add R713 connect to 1.5V					
20	02/27	P31	change C550 , C570 , C506 & C507 to 0.1uF 0603			Fix pop noise issue		
21	05/08	P05	Add R726 1k ohm & C808 0.1uF to fix issue.					
22	05/08	P16	Remove R48 for EMI request.					
23	05/08	P27	Change R554 from 0 ohm to 33 ohm for EMI request.					
24	05/08	P28	Add R566 10 ohm & C733 10pF for EMI request.					
25	05/08	P30	Add R327 47 ohm & C458 33pF for EMI request.					
26	05/08	P35	Change C501 & C514 from 15pF to 12pF					
27	05/08	P37	Add D31 (PJDL005_S0T23-3) for ESD request.					
28	05/08	P41	Add C494、C522、C564 & C568 220pF for EMI request					