

LA-1641 REV0.2 Schematic Document


Intel Mobile P4 uFCBGA/uFCPGA Northwood Celeron
with Montara GML / ICH4-M / Integrated VGA

2002-11-20

Compal Electronics, Ltd.

Title			
Cover Page			
Size	Document Number		Rev
Customer	LA-1641		0.3
Date	Monday, November 25, 2002		Sheet 1 of 46

COMPAL CONFIDENTIAL
REV:0.3



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A
+CPU_VCC	Core voltage for CPU	ON	OFF	OFF
+1.2VP	1.2V switched power rail for CPU AGTLBus	ON	OFF	OFF
+1.2VS	1.2V switched power rail for Montara core	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.5VS	AGP 4X	ON	OFF	OFF
+2.5V	2.5V power rail	ON	ON	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5V	5V power rail	ON	ON	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GN#	Interrupts
CardBus	AD20	2	PIRQA/PIRQB(PIRQE/PIRQF)
LAN	AD17	3	PIRQB(PIRQD)
Mini-PCI	AD18	1/1	PIRQC/PIRQD(PIRQG/PIRQH)
1394	AD16	0	PIRQA

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADM1032	1001 110X b
EEPROM(24C16/02)	1010 000X b	OZ168	0011 0100 b
(24C84)	1011 000Xb	Smart Battery	0001 011X b
		Docking	0011 011X b
		DOT Board	XXXX XXXXb

ICH4 SM Bus address

Device	Address
Clock Generator (ICS-950810)	1101 001X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	0.6
6	0.7
7	0.8

Sapporo Z to ZJ BOM modify list :

- 1.Remove R594
- 2.Add R112

Mobile NorthWood

7 HAW[3..31] HA#3..31

HA#3 K2
HA#4 K4
HA#5 L6
HA#6 K1
HA#7 M3
HA#8 M6
HA#9 L2
HA#10 M3
HA#11 M4
HA#12 N1
HA#13 M1
HA#14 N2
HA#15 N4
HA#16 N5
HA#17 F1
HA#18 F2
HA#19 P8
HA#20 P4
HA#21 R3
HA#22 T2
HA#23 U1
HA#24 F6
HA#25 U3
HA#26 U4
HA#27 V2
HA#28 R6
HA#29 W1
HA#30 T5
HA#31 U4

7 HREQ#0..4 HREQ#0..4

HREQ#0 K5
HREQ#1 K5
HREQ#2 J4
HREQ#3 J3
HREQ#4 G1

7 H_ADS#

AC1 V6
AC3 X3
AC5 X3

+CPU_CORE R91 Close to U37 pinM23

R53 56 0402 5%

7 H_BREQ#

H6 B2

7 H_BNR#

G2 G2

7 H_LOCK#

G4 G4

15 CLK_CPU_BCLK

AF22 AF22

15 CLK_CPU_BCLK#

AF23 AF23

7 H_HIT#


F3 F3

7 H_HITM#


E3 E3


7 H_DEFER#

E2 E2



Thermal Sensor ADM1032AR






Layout note :

Place close to CPU, Use 2-3 vias per PAD.
Place .22uF caps underneath balls on solder side.
Place 10uF caps on the peripheral near balls.
Use 2-3 vias per PAD.


Layout note :

Place close to CPU power and
ground pin as possible
(<1inch)


Please place these cap in the socket cavity area




Please place these cap on the socket north side



Please place these cap on the socket south side




Used ESR 25m ohm cap total ESR=2.5m ohm



Compal Electronics, Ltd.

CPU Decoupling


Size Document Number
Customer LA-1641
Date Monday, November 25, 2002 Sheet 6 of 46
Rev 0.3



Layout Note:


1. Place R35 and R54 within 0.5" of U37 pinH28 B20
2. Both HYRCOMP and HXRCOMP trace width are 18mil and 25mils away from other signals

HXSWING and HYSWING Ref. Voltage




1. Place R60 and R63 within 0.5" of U37 pinK28
2. Place R319 and R309 within 0.5" of U37 pinB18
3. +HYSWING, +HXSWING 10mil trace, 20mil space.


Host data Ref. Voltage




Host address Ref. Voltage



Host common clock Ref. Voltage








HUB I/F REF VOLTAGE



Place this schematic close to GMCH

C1	U37D		
G1	V550	V5591	R17
L1	V551	V5592	AB17
L1	V552	V5593	AB17
AA1	V553	V5594	F18
AA1	V554	V5595	J18
AA1	V555	V5596	EA18
AG3	V556	V5597	AG18
AJ3	V557	V5598	A19
D4	V558	V5599	D19
G4	V559	V5600	H19
KM	V5610	V5601	AB19
N4	V5611	V5602	AE19
W4	V5612	F20	
W4	V5613	V5605	J20
AA4	V5614	V5606	AA20
AA4	V5615	V5607	AC20
AE4	V5616	V5608	AE20
BE	V5617	V5609	D21
BE	V5618	V5610	D21
VE	V5619	V5611	M21
VE	V5620	V5612	P21
AG6	V5621	V5613	T21
E7	V5622	V5614	V21
E7	V5623	V5615	Y21
G7	V5624	V5616	AB21
G7	V5625	V5617	AE21
M7	V5626	V5618	AA21
M7	V5627	V5619	B21
AA7	V5628	V5620	F22
AE7	V5629	V5621	F22
AE7	V5630	V5622	F22
H8	V5631	V5623	N22
H8	V5632	V5624	N22
P8	V5633	V5625	Q22
T8	V5634	V5626	W22
T8	V5635	V5627	AE22
VE	V5636	V5628	AE22
AE8	V5637	V5629	D23
EJ	V5638	V5630	AC23
L9	V5639	V5631	AC23
N9	V5640	V5632	A14
N9	V5641	V5633	A14
R9	V5642	V5634	AA24
W9	V5643	V5635	AA24
AB9	V5644	V5636	M24
AE9	V5645	V5637	F24
C10	V5646	V5638	F24
J10	V5647	V5639	V24
AE10	V5648	V5640	AA24
AE10	V5649	V5641	AA24
AE10	V5650	V5642	A25
F11	V5651	V5643	A25
H11	V5652	V5644	D25
AB11	V5653	V5645	A25
AC11	V5654	V5646	G26
AJ11	V5655	V5647	G26
J12	V5656	V5648	G26
AA12	V5657	V5649	N26
AG12	V5658	V5650	N26
AG12	V5659	V5651	N26
A13	V5660	V5652	W26
D13	V5661	V5653	AB26
H13	V5662	V5654	AE26
N13	V5663	V5655	F27
R13	V5664	V5656	AC27
R13	V5665	V5657	AA27
VE13	V5666	V5658	AE27
AE13	V5667	V5659	AC28
J14	V5668	V5660	AE28
P14	V5669	V5661	F28
T14	V5670	V5662	F28
AA14	V5671	V5663	G29
AE14	V5672	V5664	G29
D15	V5673	V5665	L29
H15	V5674	V5666	N29
W15	V5675	V5667	L29
R15	V5676	V5668	W29
U15	V5677	V5669	AA29
AB15	V5678	V5670	A110
AG15	V5679	V5671	A110
F18	V5680	V5672	A110
F18	V5681	V5673	A110
P16	V5682	V5674	C22
T16	V5683	V5675	D28
AA16	V5684	V5676	F28
AE16	V5685	V5677	F28
A17	V5686	V5678	AE
D17	V5687	V5679	F9
H18	V5688	V5680	AB26
N17	V5689	V5681	
N17	V5690		













U37C
Montara-GM(L)

MEMORY


Routed with Vias
next to ball.

DDR REF & SWING VOLTAGE




[illegible]

SEL2	SEL1	SEL0	CPUCLK[0..2]	CPUCLK[0..2]
0	0	0	100.00	100.00
0	0	1	100.00	100.00
0	1	0	200.00	200.00
0	1	1	133.33	133.33






Clock Generator


Compal Electronics, Ltd.			
Clock Generator			
File	Document Number	Rev	
Size	LA-1641	0.3	
Date	Thursday, November 28, 2002	Sheet	15 of 46




	Topology 1: Mount R458 RP122 R533 Unmount R474 RP125	Topology 2: Mount R458 R474 RP125 Unmount RP122 R533
1394	Trace: PIRQA#_1394 Use IRQA	Trace: PIRQA#_1394 Use IRQA
CardBus	Trace: PIRQA#/E# PIRQB#/F#/D# Use IRQA IRQB	Trace: PIRQA#/E# PIRQB#/F#/D# Use IRQE IRQF
LAN	Trace: PIRQ_LAN/B#/D# Use IRQB	Trace: PIRQB#/F#/D# Use IRQD
MINIPCI	Trace: PIRQC#/G# PIRQD#/H# Use IRQC IRQD	Trace: PIRQB#/G# PIRQD#/H# Use IRQG IRQH









CardBus Controller OZ6933B (uBGA)




PCMCIA POWER CTRL.




CARDBUS
SOCKET







- 1.Q40 pin2 close to U4 pin55
- 2.C497 and C88 close to Q40 pin1




2.5VLAN power generated by VCTRL.




Keep Out 40mil


Layout Note
H0013 pls close to conn.



LAYOUT NOTICE: This area do not connect to power plan include Vcc and GND in any layer




Termination plane should be copied to chassis ground and also depends on safety concern







Compal Electronics, Ltd

RJ11/RJ45 Connector





Size	Document Number	Rev
Customer	LA-1641	0.3
Date	Thursday, November 28, 2002	Sheet 23 of 46



IDE Module CONN.



CD-ROM Module CONN.




Compal Electronics, Ltd.


IDE & CD-ROM Connector

Size	Document Number	Rev
Custom	LA-1641	0.3
Date	Thursday, November 28, 2002	Sheet 26 of 46


MDC Connector








Parallel Port




SUPER I/O SMC FDC47N227




Sapporo Z: Remove R112
Sapporo ZJ: Stuff R112



BlueTooth Interface



Module ID Indication for polarity of reset
Reset input High Active --> Low,
Reset input Low Active --> Open





Compal Electronics, Ltd.

USB & Bluetooth



Size	Document Number	Rev
Custom	A-1641	0.3
Date	Friday, November 28, 2002	Sheet 29 of 46

AC97 Codec







BY-PASS EQ CIRCUIT





Audio AMP




Speaker Connector




System Sound




SD Card Reader





SD Power Switch







SD SOCKET









System BIOS




SMBus EEPROM




Compal Electronics, Ltd.			
Title BIOS & Ext.I/O			
Size	Document Number	Rev	
Customer	A-1641	0.3	
Date	Thursday, November 28, 2002	Sheet	35 of 46




Kill SWITCH




WIRELESS ACTIVE AMB LED




Touch Pad Connector




FAN CONN




LID_SW#





RTC BATT




Power Good Circuit




EMI Clip PAD for CPU



Power Button




Internet Button




User Button & E-MAIL SW


TV-OUT BUTTON




Compal Electronics, Ltd.			
Title	PowerGood	Document Number	Rev
Size	LA-1641	Customer	0.3
Date	Friday, November 29, 2002	Sheet	37 of 46




+1.5VALW To +1.5V Transfer




+1.5VALW To +1.5VS Transfer




+1.5V & +1.5VS Discharge




+3VALW To +3V Transfer




+3VALW To +3VS Transfer




+3V & +3VS Discharge




+5VALW To +5V Transfer






+5VALW To +5VS Transfer





+5V & +5VS Discharge





+2.5V To +2.5VS Transfer






Vin Detector		
High	18.764	17.901
Low	17.745	16.903



Precharge detector		
15.34	15.90	16.48
13.13	13.71	14.20



(300mA, 40mils, Via NO.= 2)





(2A, 80mils, Via NO.= 4)


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
File	Document Number	Rev.
Size	Custom	0.3
Date	Thursday, November 28, 2007	Sheet 40 of 46


PH1 under CPU botten side :
CPU thermal protection at 90(91) degree C
Recovery at 50 degree C



PH2 near main Battery CONN :
BAT. thermal protection at 85 degree C
Recovery at 60(61) degree C




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE USER INFO OF THE COMPANY OR REPRODUCED OR COPIED OR EXCERPTED OR AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
CHARGER			
File	Document Number	Rev	
Size	LA-1641	0.3	
Custom			
Date	Thursday November 28, 2002	Sheet	42 of 46



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
File		5V/3.3V/12V	
Size	Document Number	Rev.	
Custom	LA-1641	0.3	
Date: Thursday, November 28, 2007		Sheet	43 of 46




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

DDR / 2.5V / 1.25V/1.5V

Size	Document Number	Rev.
Custom	LA-1641	0.3
Date: Thursday, November 28, 2002	Sheet	44 of 46



	GMUXSEL	STPCPU#	DPRSLPVR	VCORE1	Offset	VCORE
PM	1	1	0	1.30V	0%	1.30V
PM D-S	1	0	0	4.62%		1.239V
BM	0	1	0	1.20V	2.0%	1.176V
BM D-S	0	0	0	4.62%		1.144V
Deeper	X	0	1	1.0V	0%	1.0V



REV 0.2

Date	Page	Description
09/27		Update Rev0.1 to Rev.0.2
10/16	8	Change U32(SSC) source from CLK_VCH to CLK_MCH_48M
	8	Change Q55 R537 R538 to U33A
	13	Add zero Ohm resistor between pin3 of JP1 and GND.
	15	Add R539 R540 2.2K pull high to +3VALW on net SMB_DATA and SMB_CLK
10/17	17	Add R549 on ICH4 GPI7 pull high to +3VS
	26	Add J3 between +5VS and +5VS_IDE
	17	Delete net USB_EN# and PAL/NTSC# on U12 pinW4 & pinW1
	29	Modify BlueTooth schematic
	32	Add Pass-High Filter (R550, R551, C676, C677) on net AMP_LEFT, AMP_RIGHT
	32	Change R465 power plan from +5VS to +5VCD
	34	Add Net Thertrip#, PM_SLP_S1#, BT_RST# on EC
10/18	35	Change U23 to U22B
	36	Change FAN Schematic from PWM to RPM
10/18	37	Add R541 and R542 100K pull high to +3VALW on net Button1#, Internet#
10/22		Formal release Schematic Rev0.2
10/24	44	Add P4-M/P4-C auto detection schematic, PQ44, PR155
11/18	42	Change PC43 to 4.7U
11/18	40	Change PR32 to 2.8K, PR41 to 2.32K
11/20	34	Add R575, R576, R577, R578, R579 between device PME#s and EC_PME#

Title			
PIR			
Customer			
Size	Document Number	Rev	
Customer	A-1641	0.3	
Date:	Monday, November 25, 2002	Sheet	46 of 46