

VZ3 Block Diagram

PCB HDI Stackups

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : GND1
LAYER 8 : BOT




Table of Contents

PAGE	DESCRIPTION	BOI - FUNCTIONS
1	Schematic Block Diagram	
2	POWER STAGE& BOI-FUNCTION	
3	IVB SFF 1/4(HOST&PCIE)	CPU
4	IVB SFF 2/4(DDR3 I/F)	CPU
5	IVB SFF 2/4(DDR3 I/F)	CPU
6	IVB SFF 4/4(GND)	CPU
7	PCH 1/6 (DMI/FDI/VIDEO)	CLG
8	PCH 2/6(SATA/RTC/HDA/LPC)	CLG
9	PCH 3/6(PCIE/USB/CLK/NV)	CLG
10	PCH 4/6(GPIO/CPU)	CLG
11	PCH 5/6(POWER)	CLG
12	PCH 6/6(GND)	CLG
13	DDR3 MEMORY DOWN-1	DDR
14	DDR3 MEMORY DOWN-2	DDR
15	EMI	ODD
16	HDMI	HDM
17	LVDS/CCD/mSATA	LDS
18	WLBT/USB 3.0	USB
19	AUDIO CS4210	ADO
20	TP/KB	WLN
21	HOLE/TPM/EMI	HOL
22	EC_ITE8519	KBC
23	SYSTEM 3V/5V (TPS51225RUKR)	PWR
24	CPU_CORE (ISL95837HRZ-T)	PWR
25	DDR3 1.5V_S3 (TPS51216RUKR)	PWR
26	1.05V_S0 (TPS51211DSCR)	PWR
27	VCCSA(TPS51463RGER)	PWR
28	1.8V_SFR (G9661-25ADJF12U)	PWR
29	Charger (BQ24707RGRR)/DCIN	PWR
30	Discharger	PWR
31	Load SW	PSW
32	Clock Distribution	
33	Power Tree	
34	SMBUS Address	
35	POWER SEQUENCE	
36	Change list	

Voltage Rails


Power	Voltage	S0	S3	S4	S5	G3	Ctl Signal
VCCRTC	3V	ON	ON	ON	ON	ON	
VIN	19.5V	ON	ON	ON	ON	OFF	Adaptor in
5V_AUX	5V	ON	ON	ON	ON	OFF	Adaptor in
3V_AUX	3.3V	ON	ON	ON	ON	OFF	Adaptor in
12V_S5	12V	ON	ON	ON	OFF	OFF	S5_ON
5V_S5	5V	ON	ON	ON	OFF	OFF	S5_ON
3V_S5	3.3V	ON	ON	ON	OFF	OFF	S5_ON
5V_S3	5V	ON	ON	OFF	OFF	OFF	S3_ON
1.5V_S3	1.5V	ON	ON	OFF	OFF	OFF	S3_ON
1.5V_CPU	1.5V	ON	OFF	OFF	OFF	OFF	S0_ON1
5V_S0	5V	ON	OFF	OFF	OFF	OFF	S0_ON1
3V_S0	3V	ON	OFF	OFF	OFF	OFF	S0_ON1
1.8V_SFR	1.8V	ON	OFF	OFF	OFF	OFF	S0_ON2
1.05V_S0	1.05V	ON	OFF	OFF	OFF	OFF	S0_ON2
DDR_VTERM	0.75V	ON	OFF	OFF	OFF	OFF	S0_ON2
VCCSA	0.65~0.9V	ON	OFF	OFF	OFF	OFF	S0_ON2
1.5V_S0	1.5V	ON	OFF	OFF	OFF	OFF	S0_ON2
VCC_GFX	By VID	ON	OFF	OFF	OFF	OFF	VRON
VCC_CORE	By VID	ON	OFF	OFF	OFF	OFF	VRON




Quanta Computer Inc.

PROJECT : VZ3


Ivy Bridge Processor (DMI, PEG, FDI)




Ivy Bridge Processor (CLK,MISC,JTAG)




DP & PEG Compensation




Processor pull-up




Level Shift



Thermal Trip




FAN Control-->For one FAN solution





Ivy Bridge Processor (DDR3)


04




Ivy Bridge Processor (POWER)




Ivy Bridge Processor (GRAPHIC POWER)




Ivy Bridge Processor (GND)




Panther Point (DMI, FDI, PM)




Panther Point (LVDS, DDI)




PCH Pull-high/low



System PWR_OK



Deep Sx




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff




Quanta Computer Inc.
PROJECT : VZ3

Size	Document Number	Rev
	Panther Point 1/6	1A
Date:	Saturday, April 21, 2012	Sheet 7 of 36


RTC Circuit




HDA Bus




PCH JTAG Debug





PCH Dual SPI BIOS & ME F/W ROM 8MB



PCH2



Panther Point (HDA, JTAG, SATA)



SATA SSD

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	3V_50 									
GNT3# / GPIO5	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	3V_RTC 									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Default (weak pull-down) 1 = Override	3V_50 									
DF_TV5	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	3V_AUX 									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	3V_S5 									
GPIO15	TLS Confidentiality	RSMRST	0 = Default, TLS no Confidentiality 1 = TLS Confidentiality	3V_S5 									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	3V_RTC 									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT2#/ GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP/ GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP/ GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									

Panther Point-M (PCI-E, SMBUS, CLK)

Panther Point-M (PCI, USB, NVRAM)

WLAN

(18) POE_RXN_WLAN
(18) POE_RXP_WLAN
(18) POE_TXN_WLAN
(18) POE_TXP_WLAN

WLAN

(18) CLK_PCIE_MIN#
(18) CLK_PCIE_MAX#
(18) CLK_PCIE_REQ#

EHC1

EHC2

USB 2.0 (Colay w/ USB 3.0)

WLAN

CCD

USB

PCI

RSVD

TP67

TP68

TP69

TP90

TP91

TP92

TP93

TP94

TP95

TP96

TP97

TP98

TP99

TP100

TP101

TP102

TP103

TP104

TP105

TP106

TP107

TP108

TP109

TP110

TP111

TP112

TP113

TP114

TP115

TP116

TP117

TP118

TP119

TP120

TP121

TP122

TP123

TP124

TP125

TP126

TP127

TP128

TP129

TP130

TP131

TP132

TP133

TP134

TP135

TP136

TP137

TP138

TP139

TP140

TP141

TP142

TP143

TP144

TP145

TP146

TP147

TP148

TP149

TP150

TP151

TP152

TP153

TP154

TP155

TP156

TP157

TP158

TP159

TP160

TP161

TP162

TP163

TP164

TP165

TP166

TP167

TP168

TP169

TP170

TP171

TP172

TP173

TP174

TP175

TP176

TP177

TP178

TP179

TP180

TP181

TP182

TP183

TP184

TP185

TP186

TP187

TP188

TP189

TP190

TP191

TP192

TP193

TP194

TP195

TP196

TP197

TP198

TP199

TP200

TP201

TP202

TP203

TP204

TP205

TP206

TP207

TP208

TP209

TP210

TP211

TP212

TP213

TP214

TP215

TP216

TP217

TP218

TP219

TP220

TP221

TP222

TP223

TP224

TP225

TP226

TP227

TP228

TP229

TP230

TP231

TP232

TP233

TP234

TP235

TP236

TP237

TP238

TP239

TP240

TP241

TP242

TP243

TP244

TP245

TP246

TP247

TP248

TP249

TP250

TP251

TP252

TP253

TP254

TP255

TP256

TP257

TP258

TP259

TP260

TP261

TP262

TP263

TP264

TP265

TP266

TP267

TP268

TP269

TP270

TP271

TP272

TP273

TP274

TP275

TP276

TP277

TP278

TP279

TP280

TP281

TP282

TP283

TP284

TP285

TP286

TP287

TP288

TP289

TP290

TP291

TP292

TP293

TP294

TP295

TP296

TP297

TP298

TP299

TP300

TP301

TP302

TP303

TP304

TP305

TP306

TP307

TP308

TP309

TP310

TP311

TP312

TP313

TP314

TP315

TP316

TP317

TP318

TP319

TP320

TP321

TP322

TP323

TP324

TP325

TP326

TP327

TP328

TP329

TP330

TP331

TP332

TP333

TP334

TP335

TP336

TP337

TP338

TP339

TP340

TP341

TP342

TP343

TP344

TP345

TP346

TP347

TP348

TP349

TP350

TP351

TP352

TP353

TP354

TP355

TP356

TP357

TP358

TP359

TP360

TP361

TP362

TP363

TP364

TP365

TP366

TP367

TP368

TP369

TP370

TP371

TP372

TP373

TP374

TP375

TP376

TP377

TP378

TP379

TP380

TP381

TP382

TP383


TP384

TP385


TP386

TP387

Panther Point (GPIO, VSS_NCTF, RSVD)




GPIO Pull-up/Pull-down






	VZ1	VZ3
BOARD_ID1	● (Hi)	
R197 stuff		
BOARD_ID1		● (Lo)
R222 stuff		
BOARD_ID2	● (Hi)	● (Hi)
R200 stuff		
BOARD_ID2		
R223 stuff		


Panther Point (POWER)




Panther Point-M (POWER)













CAD Note:Cterm=1.5pF should be kept near feeding point of first SDRAM




Place these Caps near Memory Down-1







S3 power Reduction (SM_DRAMRST#)






S3 power Reduction (SM_DRAMPWR0K)



S3 power Reduction (CPU Power)





EQUALIZATION SETTING

PC1:PC0=0:0 8dB

PC1:PC0=0:1 4dB Recommended

PC1:PC0=1:0 12dB

PC1:PC0=1:1 0dB


CFG = LOW: LOW-level input voltage: <0.40 V, LOW-level output voltage: 0.60 V

CFG = HIGH: LOW-level input voltage: <0.44 V, LOW-level output voltage: 0.66 V


HDMI_CFG1 = LOW: Passive DDC buffer

HDMI_CFG1 = HIGH: Active DDC buffer


LED




LCD POWER SWITCH



PANEL BACKLIGHT CONTROL





HALL SENSOR&BACK LIGHT SWITCH





17

LCD Panel Module





For EMI close to connector





mSATA (SATA over mini PCIe)

128GB Write peak 4W, current 1.33A
Via need 2pcs, trace need 60mil







20




HOLE



TPM




EMI




EC ITE8518

* Recommended net "3VPCU" and "VDDRTC" minimum trace width 12mils.




Layout Note:
1. 32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.




VZ1	R440	Hi
VZ3	R433	Lo

For Battery
For PCH


EMI




EC ROM 1MB





For throttling



HWP circuit










 Quanta Computer Inc. PROJECT : VZ3		
Size	Document Number	Rev
	DDR3 1.5V_S3 (TPS51216RUKR)	1A
Date:	Saturday, April 21, 2012	Sheet 25 of 36



VCCIO_SENSE- connect to the GND sense point of the load
VCCIO_SENSE+ connect to the load voltage sense point.


Output Voltage Selection		
RFIN=3.3V	output voltage=1.05V	
RFIN=GND	output voltage=1.00V	
Resister Divider	Adjustable from VREF	

Inductor information

Value	Vendor	QCI P/N	Irms(A)	Isat(A)	Rdc (ohm)	Size
1uH 20%	CYN	CV-10I0MZ04	18	28	3.3m Max.	11X10X4
1uH 20%	MAG Layer	CV-10L0MZ28	21	30	3.1m Max.	11X10X4

O.C.P setup information

Output	Mos Rds_on	I_OCP	OC_ΔIL(A)	Freq(KHz)	Inductor	R_TRIP
1.05V	4.3m_Max	18	3.306	300	1uH	56.2K




CPU	Vendor P/N	QCI P/N	PR314	QCI P/N
Sandy Bridge	TPS51461RGER	AL051461000	33K	CS33302FB14
IVY Bridge	TPS51463RGER	AL051463000	NA	

VID0	VID1	VCCSA
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.750V

VID0	VID1	VCCSA
0	0	0.9V
0	1	0.85V
1	0	Note
1	1	Note


1.8V_SFR (G9661-25ADJF12U)

28




Vga 10V, Id= 13A, Rds on 9m Max.,

Vga 10V, Id= 13A, Rds on 9m Max.,








Power rail discharge

30




Load Switch




Mosfet parameter


Mosfet	Package	ID(Ta=25C)	Rds_on_max	Vgs_max
AO4468	SO-8	10A/11.6A	22m	+/- 20V
AO4496	SO-8	7.5A/10.0A	26m	+/- 20V
Si4128DY	SO-8	7.0A/10.9A	30m	+/- 20V
Si4134DY	SO-8	7.0A/14A	17.5m	+/- 20V
AO3404	SOT-23	5.0A/5.8A	43m	+/- 20V
ME3424D	TSOP-6	5.0A/6.7A	42m	+/- 20V




Power Tree Table

33






Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence
T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

System Power-ON Sequence



System Power Sequence

EC Control:
T1: S5_ON TO RSMRST# = 20ms (spec:mini 10ms)
T2: S0_ON1 TO S0_ON2 = 500us
T3: S0_ON2 TO VRON = 10ms
T4: HWPG TO MPWROK = 110ms (spec:mini 99ms)
Note:HWPG NEED TO BE HIGH at that time

System:
T5: MPWROK to UNCOREPWROGOOD =2ms(Min)
T6: UNCOREPWROGOOD to SVID Packet =500us(Max)
T7: SVID Packet to IMVP_PWRGD =5ms(Max)
T8: SYS_PWROK to SUS_STAT# =1ms(Min)
T9:SUS_STAT# to PLTRST# =60us(Min)

Model	REV	CHANGE LIST
VZ1 MB	B	B-01.Add EMI solution B-02.Change CN14 LED connector B-03.Add keyboard EMI solution B-04.Add AR16 pull high B-05.PR1127 CHANGE FROM 1.82K TO 1.87K,PR1122 CHANGE FROM 1.87K TO 1.78K,PR1108, PR1154 CHANGE FROM 6.98KTO 6.2K for VCC_CORE loline B-06.PL6 CHANGE FROM 6.8UH TO 4.7UH for charge current change to 0.5C. B-07.JS7 CHANGE TO SWITCH , PR474 CHANGE FROM 680K TO 1M,PC88 , PR20 DELETE B-08.PQ101& PQ103 CHANGE FROM A03404 TO A06402A,PC437 CHANGE FROM 2200P TO 1000P B-09.Del D6 for HDMI power issue B-10.NA AC37 , AC40 , ADD AC31,AC32,AC35,AC38 100P , AL5,AL6,AL7,AL8 CHANGE FROM 00HM TO BEAD for SPK CIRCUIT. B-11.ADD U39 for TO EC ADC PIN B-12.ADD AL9 , AL10 bead for EMI . B-13.ADD C364 , C372, C1018, C1019, C1020, C1021 cap for EMI request B-14.Del PR181 SMDDR VREF power source B-15.Change power source to 3V_DSW B-16.Add 5V_AUX switch MOSFET & Discharger B-17.add pc1051,pc1052,pc1053,pc1016,pc291,pc292,pc293 for cpu loline B-18.add 1.5V CPU Power rail discharge B-19.Change SW VREF Power rail to 1.5V_CPU B-20.change from PR314 remove TPSS1461RGER(AL051461000) to TPSS1463RGER(AL051463000) B-21.PR1138 change from 2.37K(CS22372FB11) to 3.16K(CS23162FB04) B-22.Del R172,R504,C292 for KB remove POWER LED,Add R436 pull hi for KB_DEL B-23.Change POWER SWITCH SW1 to DHPPL9A1500,add SW2 & SW3
	C	C-01.Del R233 for cost down C-02.Add SMBus for touch pad vendor request C-03.Add PC441 to 1000P for SSD not found issue C-04.Change A06402 to A04468 for power noise issue C-05.Add PC440 for EMI request C-06.Change AL12 , AL13 to bead for EMI. C-07.Add C80 10P for EMI. C-08.Add AC1,AC2,AC3,AC5,AC11,AC12 to 1000P for EMI. C-09.Add PC422 to 2200P for EMI.
	MP-1	MP-1.add AU6(LMV331SN3T1G) , AR32(00HM) , AR27(12K) , AR26(10K) , change AR66 to 6.8K . MP-2.Add PR532(10K) , PR501(10K) , PR531(10K) , PQ100(MMBT3906) , PQ102(MMBT3904) , PR73(10K) . MP-3.Add PR258(00HM) , PR191(680K) , NA PR474(1M) . MP-4.Add D33 MP-5. change AJK1