

D

C

B


A

Hades_840M_ULT

Schematics Document

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number Hades 840M ULT		Rev -1
Date: Wednesday, April 30, 2014	Sheet	1	of 102

Hades ULV Board Block Diagram

Project code : 4PD02F010001

PCB P/N : 14205

Revision : -1



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		application without get Wistron permission	
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Block Diagram			
Size	Document Number	Rev	
Customer	Hades 840M ULT		-1
Date:	Thursday, May 22, 2014	Sheet 2	of 102

D

C


B

A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (Reserved)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 3 of	102




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (THERMAL/CLOCK/PM)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 4 of 102

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (DDR)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 5 of	102

SSID = CPU

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

eDP Enable	
CFG4	1:Disable 0:Enable




Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. • CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. • PCI Express* Static x16 Lane Numbering Reversal. — — • CFG[4]: eDP enable — 1 = Disabled — 0 = Enabled • [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (CFG)			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Wednesday, April 30, 2014	Sheet	6 of 102

SSID = CPU



HADES		application without get Wistron permission	
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (VCC CORE)			
Size Custom	Document Number		Rev
Hades 840M ULT		-1	
Date:	Wednesday, April 30, 2014	Sheet 7 of	102

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

CPU (VCC_CORE)

Size	Document Number	Rev
------	-----------------	-----

Custom	Hades 840M III T	-1
--------	------------------	----


Hauke 840M ULI			-1
Wednesday, April 20, 2011	Page 3	133	

Date: Wednesday, April 30, 2014 Sheet 7 of 102

SSID = CPU

HDMI


54 HDMI_DATA_CPU_N2
54 HDMI_DATA_CPU_P2
54 HDMI_DATA_CPU_N1
54 HDMI_DATA_CPU_P1
54 HDMI_DATA_CPU_N0
54 HDMI_DATA_CPU_P0
54 HDMI_DATA_CPU_N3
54 HDMI_DATA_CPU_P3



EDP_TXN0 C45
EDP_TXP0 B46
EDP_TXN1 A47
EDP_TXP1 B47
EDP_TXN2 C47
EDP_TXP2 C46
EDP_TXN3 A49
EDP_TXP3 B49
EDP_AUXN A45
EDP_AUXP B45
EDP_RCOMP D20
EDP_DISP_UTIL A43

eDP

eDP x4 reserve



Layout Note:
Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size A4

Document Number

Rev -1

Date: Wednesday, April 30, 2014

Sheet 8 of 102



1




1



1

緯創資通


Sheet 9 of 102



For Intel Recommend EE Part



SB 20140402



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size

A4

Document Number

Hades 840M ULT

Rev


-1

Date: Wednesday, April 30, 2014


Sheet 10 of 102

擺放電容的位置請參考 Page 21,每個位置如下

MAX: 1.92A



MAX: 0.285A




HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (Power CAP2)		
Size Custom	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 11	of 102

SSID = MEMORY



Note:

If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30




If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

SODIMM Memory Connectivity and Topology

ODT Signal Connectivity and Support


ODRS3, SODIMM design. Initial recommends ODT signals not to be routed between CPU and DIMM on platform, leave ODT at CPU as no-connect (open), and tie DIMM ODT to VDDQ through FET and resistor. The reason for this additional ODT-control is that the ODT signal is not needed to be driven by the CPU. The VTT VTH signal during low power states, as ODT signal is terminated to VTT through RTT on SODIMM. The ODT value for DORS3 SODIMM 1-DPC platform will be encoded in the write command and use RTT_NOM = 0 and RTT_NG = (68, 128) ohm

- CPU ODT output would be NOCON
- SODIMM ODT input should be tied to VDDQ through a FET and a resistor to



Wistron Confidential document, Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission			
HADES			
緯創資通		Wistron Corporation 21F, B8, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<u>DDR3-SODIMM1</u>		<u>Rev</u>	
Size A Document Number		Hades_840M_ULT	
Date: Wednesday, April 30, 2014		Sheet 12 of 102	
		-1	

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


SO-DIMMB is placed farther from the Processor than SO-DIMMA

Thermal EVENT





Layout Note:
Place these Caps near
SO-DIMMB.



SODIMM B DECOUPLING



Place these caps close to
VTT1 and VTT2.



Close RAM3 CA & DQ pin




For Intel Recommend Close to DIMM

HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM2			
Size	Document Number	Rev	
Customr	Hades_840M_ULT	-1	
Date:	Wednesday, April 30, 2014	Sheet 13 of	102



D

D

C

C

B


B

A

A


HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved) SODIMM SODIMM4		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 14 of	102



USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port3
3	
4	BT
5	
6	CCD
7	Card Reader



Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).


Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (PCI/USB)
Size	Document Number	Rev	
A3			
Date: Wednesday, April 30, 2014			Sheet 16 of 102
Hades 840M ULT			-1



Bit	Description
31:3	Reserved
2	WAKE# Pin Deep Sx Enable (WAKE_PIN__DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0': • Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. • Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. NOTE: Deep Sx disabled configuration must leave this bit at '0'.


DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram shows the internal circuitry of the capacitor. The DSWODVREN pin is connected to the R17L8 pin. The R17L7 pin is connected to the 3D3V_RTC_AUX supply. The R17L8 pin is also labeled with a green 'DY' and a red '330KR2JH-GP'.




HADES application without get Wistron permission

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (DMI/FDI/PM)			
Size A3	Document Number		Rev
Hades 840M ULT		-1	
Date:	Wednesday, April 30, 2014	Sheet	17 of 102





1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to [Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.](#)



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (POWER1)			
Size A3	Document Number		Rev
	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 21 of	102



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014		Sheet 22 of 102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES



Title CPU (VSS)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date Wednesday, April 30, 2014	Sheet 23	of 102

SSID = KBC

BATTER /CHARGER---->
Thermal/eDP/GPU---->


Touch Pad----

20K : 64.20025.LOL



Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
VA30	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
Hades UNA	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V < 2.875 V
Hades DIS 840	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V < 2.616 V
Hades DIS 850	100.0 K	47.0 K	2.245 V	2.2592	>= 2.123 V < 2.363 V
Hades DIS 860	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V < 2.123 V
Posidon DIS 840	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V < 1.934 V
Posidon DIS 860	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V < 1.758 V
Posidon DIS 930	100.0 K	143.0 K	1.358 V	1.3740	>= 1.281 V < 1.504 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V < 1.281 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V < 1.126 V

Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V < 2.875 V
SC	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V < 2.616 V
-1	100.0 K	47.0 K	2.245 V	2.2592	>= 2.123 V < 2.363 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V < 2.123 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V < 1.934 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V < 1.758 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.3740	>= 1.281 V < 1.504 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V < 1.281 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V < 1.126 V



ADT_Type_AD	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	N/A	100.0 K	3.300 V		>= 3.000 V
80W	100.0 K	N/A	0.000 V		< 0.150 V
30W	100.0 K	100.0 K	0.300 V	0.3055	>= 0.150 V < 0.425 V
45W	20.0 K	100.0 K	0.550 V	0.5592	>= 0.425 V < 0.684 V
120W	33.0 K	100.0 K	0.819 V	0.8312	>= 0.684 V < 0.937 V
135W	47.0 K	100.0 K	1.055 V	1.0695	>= 0.937 V < 1.177 V
150W	64.9 K	100.0 K	1.299 V	1.3146	>= 1.177 V < 1.386 V
Reserved	76.8 K	100.0 K	1.433 V	1.4497	>= 1.386 V < 1.542 V
Reserved	100.0 K	100.0 K	1.650 V	1.6665	>= 1.542 V < 1.842 V

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil


SPI FLASH ROM (8M byte)

1ST= 072.02564.0001(AMIC A25LQ64M)

2ND=072.25B64.0001(Gigadevice GD25B64BSIGR)

purge=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)

72.25647.00A (MXIC MX25L6473EM2I)



SSID = RBAT




Figure 28-1. SPI Topology (Single Device)




Table 28-2. SPI Flash Device(s) and TPM Routing Guideline (Sheet 2 of 2)


Parameter	Segment	Stackup	Unit	Routing Recommendation
Resistor	R1		ohm	15
	R2		ohm	1k
	R3		ohm	33

Notes:

- SPL_CLK must be 20 mils spacing from any other high frequency (>1 GHz) signal.
- Place R1 closer to driver side to effectively dampen undershoot and overshoot.
- All TPM branches/connections (TPM_MOSI, TPM_MISO, TPM_CLK, and PCH_CS2*) can be left as NC if SPI TPM is not implemented.

Notes:

1. SPI_CLK must be 20 mils spacing from any other high frequency (>1 GHz) signal.
2. Place R1 closer to driver side to effectively damping the undershoot and overshoot.
3. All TPM branches/connections (TPM_MOSI, TPM_MISO, TPM_CLK, and PCH_CS2#) can be left as NC if SPI TPM is not implemented.



SPI Socket for LAB stage

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			
Flash(KBC+PCH)/RTC			
Size	Document Number		Rev
A3	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 25 of	102

Thermal sensor G788

Layout Note:

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.

2.System Sensor, Put on palm rest



ALERT# /T CRIT#
Pull-up Resistor

	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission


HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Thermal 7718/Fan Controller P2793		
Size	Document Number	Rev	
A3		Hades 840M ULT	
Date: Wednesday, May 14, 2014	Sheet	26	of 102



SB 20140331



Output Gain Table



R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB

SB 20140401



Reserve for input attenuation
to have optimized output power

多打ground VIA !!!!!!!



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title Audio AMP ALC1001		
Size A3	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, May 14, 2014	Sheet 28	of 102

SSID = AUDIO

Speaker

Layout Note:
Trace width=40mil


28.86 AMP_SPK1_L- >>>
28.86 AMP_SPK1_L+ >>>
27.86 AUD_SPK1_L- >>>
27.86 AUD_SPK1_L+ >>>
28.86 AMP_SPK1_R- >>>
28.86 AMP_SPK1_R+ >>>
27.86 AUD_SPK1_R- >>>
27.86 AUD_SPK1_R+ >>>






Combo Jack

SB 20140410

SB 20140410



-1 20140522







Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio Jack		
Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date:	Thursday, May 22, 2014	Sheet 29 of 102

C3008: close to Pin32
C3007: close to Pin11 (RTL8111 only)



HADES

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LAN (RTL8111G(S))




Rev

-1


40M_ULI	-1
---------	----


Sheet 30 of 102

SSID = LAN



SB 20140328 FOR POE ISSUE





HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RTS5170(CARD READER)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014		Sheet 32 of 102

5	4	3	2	1
D				
C				
B				
A				

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader CONN (Reserved)

Size Custom

Document Number

Rev

Hades 840M ULT

-1

Date: Wednesday, April 30, 2014

Sheet 33 of 102

5	4	3	2	1
D				
C				
B				
A				

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014


Sheet

35



of

102



Power Sequence




ANNIE Run Power




Discharge circuit





HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ADAPTER OCP / S3 reduction	
Size Custom	Rev -1
Date: Wednesday, April 30, 2014	Sheet 37 of 102




Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DS3		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 38 of 102	



HADES Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
1D05 M		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 39 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected Standby1

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 40 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected Standby2

Size

A4

Document Number

Hades 840M ULT


Rev

-1

Date: Wednesday, April 30, 2014

Sheet 41 of 102

Adaptor in to generate DCBATOUT



緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


DCIN JACK

Rev	-1
-----	----


Hades 840M ULT

102

Battery Connector



Battery Insert



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4


Document Number

Hades 840M ULT


Rev	-1
-----	----

Date: Wednesday, April 30, 2014

Sheet 43 of 102



SSID = PWR.Plane.Regulator_3p3v5v




SB 20140401

SB 20140401

High Side	Low Side	Choke
84.00412.037 SIS412	84.00412.037 SIS412	MagLayers, 7x7x3, 2R2
Vgs @ 4.5V,	Vgs @ 4.5V,	Dcr : 18 ~ 20 mOhm
Id = 12A,	Id = 12A,	Idc : 8A Isot : 14 A
Rds(on) = 24 ~ 30mohm	Rds(on) = 24 ~ 30mohm	

High Side	Low Side	Choke
84.00412.037 SIS412	84.00412.037 SIS412	MagLayers, 7x7x3, 2R2
Vgs @ 4.5V,	Vgs @ 4.5V,	Dcr : 18 ~ 20 mOhm
Id = 12A,	Id = 12A,	Idc : 8A Isat : 14 A
Rds(on) = 24 ~ 30mohm	Rds(on) = 24 ~ 30mohm	





HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
TPS51225 5V/3D3V			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet	45 of 102

	15W	28W	note
PR4614	680K	523K	Setting IMAX
PR4617	100K	100K	Freq=1.2M Hz
PR4611	475K	383K	15W
PR4612	75K	75K	OCF
PR4607	2K87	2K87	LL
PT1001	DY	Mount	POS-CAP






Size B	Document Number Hades 840M ULT	Rev -1
Date:	Wednesday, April 30, 2014	Sheet 47 of 102



TPS51716 for 1D05V

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm



MODE

PR5006	Frequency	Discharge Mode
33k ohm	500kHz	Non-tracking Discharge
22k ohm	670kHz	
12k ohm	670kHz	Tracking Discharge
1k ohm	500kHz	

State	S3	S5	VDDR	VTTREF	VTT
S0	H1	H1	On	On	On
S3	Lo	H1	On	On	Off (H1-Z)
S4/S5	Lo	Lo	Off	Off	Off



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
DC to DC 1D05V(SY8208D)		
Size A3	Document Number	Rev
	Hades 840M ULT	-1
Date: Friday, May 16, 2014	Sheet 48	of 102

SSID = PWR.Plane.Regulator_1p2v0p6v

RT8231 for VDDQ



SB 20140328



High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Choke
Cyntec. 7x7x3, 1R0
Dcr : 6.7 ~ 7.4 mOhm
Idc : 12A Isat : 15 A

IccMAX = 4.4A
OCP > 8A


Close to output cap pin1, not
inside of the output cap

$V_{out} = 0.675 \times (1 + R1/R2)$
 $= 0.675 \times (1 + 20/20)$
 $= 1.35$

Close to PIN9

+0.675VS
Iomax: 1.2A

SB 20140328



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

1D8V S0 TLV62065

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014


Sheet

50

of

102

TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	321-328
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-130
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-574
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-685

1D5V_S0 SYW232

Size
Custom

Document Number



Hades 840M ULT

Rev
-1


Date: Thursday, May 15, 2014

Sheet	51	of	102
-------	----	----	-----



SSID = VIDEO



Inverter Power



T-COM Power



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LCD Connector	
Size A4	Document Number
Hades 840M ULT	
Date: Wednesday, April 30, 2014	Rev -1
Sheet 52 of 102	

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Board Connector (Reserved)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

53


of

102

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

HDMI CONN



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			HDMI Level Shifter/Connector	
Size	Document Number	Rev		
A3	Hades 8400M ULT	-1		
Date:	Friday, May 09, 2014	Sheet	54	of 102

5	4	3	2	1
D				
C				
B				
A				

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014


Sheet

55

of


102

SATA HDD Connector




AC coupling caps near connector<100 mils

SATA ODD Connector



AC coupling caps near connector<100 mils

-1 20140516



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

Title		HDD / ODD	
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Friday, May 16, 2014	Sheet	56 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet



57

of

102

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)

Size	Document Number
------	-----------------

Custom **Ha**
Date: Wednesday, May 14, 2014

840M ULT	Rev -1
----------	-----------

Rev	-1
-----	----

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN CONN


Size
A4

Document Number
Hades 840M ULT

Rev
-1

Date: Wednesday, April 30, 2014

Sheet 59 of 102



The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³

Notes:

1. For PCIe only application, please refer to the PCIe guidelines for details.
2. For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
3. For PCIe/SATA mixed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD – SATA	N/A
1	GND	N/C	GND	GND	SSD – PCIe	N/A


Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA


** Native: Internal Pull-Up (15k-40k) when function.

SSID = User.Interface


Power Button_LED





Power STDBY_LED




Battery LED2(DC_BATFULL)



Battery LED1(CHARGE)



Power Button



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size
A4

Document Number

Hades 840M ULT


Rev
-1

Date: Friday, May 09, 2014

Sheet 61 of 102

I2C Addr. = 0X2C (Synaptics)




EC TP CLK C
EC TP DATA C
I2C1 DATA TP
I2C1 CLK TP
TP IN# R
TP LID CLOSE#



Wistron Corp.

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	1
--	---




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
IO Board Connector		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Friday, May 16, 2014	Sheet 63 of 102	



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4

Document Number


Hades 840M ULT

Rev
-1

Date: Friday, May 16, 2014

Sheet 64 of 102

SB 20140401



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Dubug connector					
Size A4	Document Number				Rev
Hades 840M ULT				-1	
Date:	Wednesday, April 30, 2014		Sheet	65	of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SENSOR HUB

Size
A4

Document Number

Date: Wednesday, April 30, 2014

Rev
-1

Hades 840M ULT

Sheet 66 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
G Sensor		
Size Custom	Document Number	Rev
Hades 840M ULT		-1
Date: Wednesday, April 30, 2014	Sheet 67 of	102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (1/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet 68 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (2/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

69

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (3/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

70

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (4/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

71

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (5/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:


Wednesday, April 30, 2014

Sheet

72

of

102






3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX_I0VDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μ F	X6S 0402	1	Under GPU
	4.7 μ F	X6S 0603	1	Near GPU
	10 μ F	X5R 0805	1	Midway between GPU and Power Supply
	22 μ F	X5R 0805	1	Midway between GPU and Power Supply
GB4B-128 GB3-256	1.0 μ F	X6S 0402	4	Under GPU
	4.7 μ F	X6S 0603	2	Near GPU
	10 μ F	X5R 0805	4	Midway between GPU and Power Supply
	22 μ F	X5R 0805	4	Midway between GPU and Power Supply





Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 μ F	X5R 0402	1	Near GPU
4.7 μ F	X5R 0603	2	Near GPU



HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
GPU (DIGITALOUT)

Size A3 Document Number
Hades 840M ULT

Date: Wednesday, April 30, 2014 Sheet 74 of 102

Rev
-1







Table 3-32. G82B-64 and G84B-128 PLLVDD Filtering



GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
G82B-64 and G84B-128	PLLVDD	0.1 μ F	X7R 0402	1	Under GPU
		22 μ F	X5R 0805	1	Near GPU
		Seed Type			
		30 Ω (ESR=0.05)	0402	1	Near GPU

Table 3-33. SP_PLLVDD and VID_PLLVDD Power Rail-Filtering Combined

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
G82B-64	SP_PLLVDD + VID_PLLVDD	0.1 μ F	X7R 0402	1 per ball	Under GPU
G84B-128		4.7 μ F	X5R 0603	1	Near GPU
G83-276		22 μ F	X5R 0805	1	Near GPU
		Seed Type			
		180 Ω (ESR=0.2)	0603	1	Near GPU



GPIOE2	PWR_LEVEL	1	AC power detect or power supply overdrive input	100K pull-up to 3V3_AON
--------	-----------	---	---	-------------------------




1.5V/	1.5V/	Hynix	H5TC4G63AFR-11C	A-die	0x0	1000	N/A	Production candidate
		Micron	MT41J256M16HA-093G:E	E-die	0x1	1000	1322	Production candidate
		Samsung	K4W4G1646D-BC1A	D-die	0x2	1000	N/A	Post-production candidate

Table 113. Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDDI3	Pull-down to GND	
4.99 k	1000	0000	Hynix
10.0 k	1001	0001	
15.0 k	1010	0010	Samsung
20.0 k	1011	0011	
24.9 k	1100	0100	
30.1 k	1101	0101	
34.8 k	1110	0110	
45.3 k	1111	0111	

Table 15-3. G82B-64 and G84B-128 Multi-level Node Strapping


Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCL1	S0R1_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_SI	RAH_CFG[3]	RAH_CFG[2]	RAH_CFG[1]	RAH_CFG[0]
ROM_S0	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND and stuff 50K pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND for forward compatibility.			
STRAP2				
STRAP3				
STRAP4				






Check with NV/ Ken

Hynix	H5TC4G63AFR-11C	A-die	0x0	1000
Micron	MT41J256M16HA-093G:E	E-die	0x1	1000
Samsung	K4W4G1646D-BC1A	D-die	0x2	1000

Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get wistron permission	
HYNEX	
緯創資通 Wistron Corporation	
21F, 8F, 5A-C, 10A-TA, 10A-TL, 10A-TS, Taipei, Taiwan 105, Taiwan, R.O.C.	
GPU (GPIO/STRAP)	
Hades 840M ULT	
-1	



HADES	application without get Wistron permission		
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU (POWER/GND)			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Wednesday, April 30, 2014	Sheet	77 of 102



1D5V_VGA_S0 **FOR VRAM4**

Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μ F	X7R	0402	2		Under DRAM
1.0 μ F	X7R	0603	4		Under DRAM
10 μ F	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μ F	X7R	0402	4	2	Under DRAM
1.0 μ F	X7R	0603	3	1	Under DRAM
10 μ F	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.



HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	GPU-VRAM1,2 (1/4)
-------	--------------------------

Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 78 of 102







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type		Population		Location	
		FBVDDQ	FBVDD		
FBVDD/Q Combined					
0.1 μF	X7R	0402	2	Under DRAM	
1.0 μF	X7R	0603	4	Under DRAM	
10 μF	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM for clamshell mode.







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μ F	X7R	0402	2		Under DRAM
1.0 μ F	X7R	0603	4		Under DRAM
10 μ F	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μ F	X7R	0402	4	2	Under DRAM
1.0 μ F	X7R	0603	3	1	Under DRAM
10 μ F	X5R	0805	0	0	Close to DRAM
Note: *Location is close to DRAM, for clamshell mode.					

Note: *Location is close to DRAM, for clamshell mode.



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通		Wistron Corporation	
Title		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
GPU-VRAM5,6 (3/4)		Rev	
Size		Document Number	
Custom		Hades 840M ULT	
Date: Wednesday, April 30, 2014		Sheet 80 of 102	








Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type		Population		Location
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 μ F	X7R	0402	2	Under DRAM
1.0 μ F	X7R	0603	4	Under DRAM
10 μ F	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μ F	X7R	0402	4	Under DRAM
1.0 μ F	X7R	0603	3	Under DRAM
10 μ F	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM for clamshell mode.




	Config : D	Config : C	Config : B
EDP-Cont.	33.5 A	35 A	43 A
EDP-Peak	51.5 A	40.89 A	80 A
PR8222	27K ohm	39K ohm	20K ohm
PR8206	7.5K ohm	30K ohm	20K ohm
PR8208	0 ohm	3K ohm	2K ohm
PR8209	6.2K ohm	24K ohm	18K ohm
PR8214	1.74K ohm	3K ohm	0 ohm
PC8223	5.6nF	1.8nF	2.7nF



20140122
Mag. 0.36uH 7*7*4
DCR=1.8~2.3mohm
Idc=23A, Isat=32A
Muxless
PL8202
IND-036UH-42-GP

20140122
Mag. 0.36uH 7*7*4
DCR=1.8~2.3mohm
Idc=23A, Isat=32A
DY PHASE3
PL8203
IND 036UH 42-GP

VGA_CORE&1D05V_VGA_S0 Discharge Circuit



5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchable GFX LCD(1/2)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

84

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchable GFX LCD(2/2)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

85

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

NFC

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:


Wednesday, April 30, 2014

Sheet

87

of

102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **TPM (SLB655T)**

Size A4	Document Number Hades 840M ULT	Rev -1
------------	--	------------------

Date: Tuesday, May 06, 2014 Sheet 88 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size

Document Number

Rev

A4

Hades 840M ULT

-1

Date:

Wednesday, April 30, 2014

Sheet

89

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size
A4


Document Number

Date: Wednesday, April 30, 2014

Rev
-1

Hades 840M ULT

Sheet 90 of 102



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Smart Card socket

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 91 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchable GFX eDP

Size
A4

Document Number

Date: Wednesday, April 30, 2014

Rev
-1

Hades 840M ULT

Sheet 92 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Bottom Docking

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 93 of 102

	A	B	C	D	E
4					
3					
2					
1					

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Inter LAN WG1217LM		
Size A4	Document Number	Rev
Hades 840M ULT		-1
Date: Wednesday, April 30, 2014	Sheet 94	of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Switch

Size
A4

Document Number

Date: Wednesday, April 30, 2014

Rev
-1

Hades 840M ULT

Sheet 95 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

96

of

102

4

3

2

1

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
table of content		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 97 of	102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014



Sheet

98


of



102

Intel-Power Up Sequence




HASWELL POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

