



LAYER 1 : TOP
LAYER 2 : GND1
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND2
LAYER 8 : BOT

The diagram illustrates the internal architecture of the Intel Arrandale processor, which integrates a Memory Controller (UMA) and a Graphics Controller (VGA) into a single chip. The central component is the **Arrandale (UMA+VGA)** processor. To its left is the **DDR SYSTEM MEMORY**, connected via a **FDI** (Front Side Bus) interface. To its right is the **PCI-E** interface. Below the processor is the **rPGA 989** (Retail Processor Grade 989 pins), which connects to **Graphics Interfaces** and a **DMI** (Direct Media Interface) port.




CLOCK Gen [CLK]


Pin1/17/24
Sligo595 =>1.5V (AL000595000)
Sligo590 =>3.3V (AL8SP590000)




CLK CRYSTAL




CLK CPU_SEL



CLK I2C




CLK POWERGOOD
Change to +3VPCU
(follow CRB)







Quanta Computer Inc.
PROJECT : TE2


Size	Document Number	Rev
	CLOCK GENERATOR	2A
Date:	Friday, March 19, 2010	Sheet 2 of 45







AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




CFG0	R178	*3.01K/F	4
CFG3	R174	3.01K/F	4
CFG4	R172	*3.01K/F	4
CFG7	R175	*3.01K/F	4

 **Quanta Computer Inc.**
PROJECT : TE2



Size	Document Number	Rev
	PROCESSER 4/4 (GND)	2A
Date:	Tuesday, March 09, 2010	Sheet 6 of 45

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k $\pm$ 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.




IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (LVDS,DDI)





Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC




PCH	2MB	4MB	8MB
PM55	●		
HM55		●	
HM57/PM57		●	●
QM57/QS57			●

Quanta Computer Inc.
PROJECT : TE2
Date: Tuesday, March 09, 2010 Sheet 7 of 45


IBEX PEAK-M (GND)




IBEX PEAK-M (PCI-E,SMBUS,CLK)




IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (DMI,FDI,GPIO)




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)





BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6
UNA SKU	H					
VGA SKU	L					
W/ MDC		H				
W/O MDC		L				
W/ HDMI			H			
W/O HDMI			L			
W/O 3G				H		
W/ 3G				L		
15"					H	
14"					L	
W/O BT						H
W/ BT						L



IBEX PEAK-M (GND)



PCH Strap Pin Configuration Table

SPKR



0 = Default Mode (Internal weak Pull-down)
1 = No Reboot Mode with TCO Disabled

GNT3#

GPIO55



0 = Default Mode (Internal weak Pull-down)
1 = No Reboot Mode with TCO Disabled

HDA_DOCK_EN

#GPIO33



0 = Top Block Swap Mode
1 = Default Mode (Internal pull-up)

GNT0#

GNT1#



Boot BIOS Strap

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

SPI_MOSI



NV_ALE



1 = Enabled
0 = Disabled (Default)

GPIO8



This signal has a weak internal pull-up.
NOTE: This signal should not be pulled low

GPIO15





0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

GPIO27





0 = Disables the VccVRM. Need to use on-board filter circuits for analog rails.
1 = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. This signal has a weak internal pull-up.








Place these Caps near So-Dimm0.





Place these Caps near So-Dimm1.










Quanta Computer Inc.
PROJECT : TE2













Size	Document Number	Rev
	Madison/Park-HOST I/F	2A
Date:	Tuesday, March 09, 2010	Sheet 14 of 45

GPU Power-on sequence

- 1 => +VGPU_CORE
- 2 => +VGPU_IO
- 3 => +1V_GPU
- 4 => +1.5V_GPU
- 5 => +3V_D
- 6 => +1.8V_GPU
- 7 => +GPU_PWROK

JTAG SIGNAL STUFF OPTION FOR OPTION2		
SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTR	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)





Place close to Chip

(0.7*VDDR1)

+1.5V_GPU

Ra R162 40.2F_4

Rb R163 100F_4

C337 0.1U/10V_4X

+1.5V_GPU

Ra R164 40.2F_4

Rb R165 100F_4

C338 0.1U/10V_4X

+1.5V_GPU

Ra R166 40.2F_4

Rb R167 100F_4

C339 0.1U/10V_4X

+1.5V_GPU

Ra R168 40.2F_4

Rb R169 100F_4

C340 0.1U/10V_4X

+1.5V_GPU

Place close to Chip

(0.7*VDDR1)

+1.5V_GPU

Ra R146 40.2F_4

Rb R147 100F_4

C283 0.1U/10V_4X

+1.5V_GPU

Ra R135 40.2F_4

Rb R136 100F_4

C260 0.1U/10V_4X

+1.5V_GPU

Ra R137 40.2F_4

Rb R138 100F_4

C261 0.1U/10V_4X

+1.5V_GPU

Ra R139 40.2F_4

Rb R140 100F_4

C262 0.1U/10V_4X

+1.5V_GPU

Place close to Chip

(0.7*VDDR1)


+1.5V_GPU

Ra R148

CHANNEL A: 512MB DDR3 (64M*16*4pcs)

[16] VMA_DQ[63..0] VMA_DQ[63..0]
[16] VMA_DM[7..0] VMA_DM[7..0]
[16] VMA_RDQS[7..0] VMA_RDQS[7..0]
[16] VMA_WDQS[7..0] VMA_WDQS[7..0]
[16] VMA_MA[13..0] VMA_MA[13..0]

QSA[7..0]
QSA#[7..0]



VDD/VDDQ = 1.5V at 1333
VDD/VDDQ = 1.8V at 1600 and 1800

(1.5V@5A VDDR1)

(1.8V@400mA PCIE_VDD)

(1.8V@110mA VDD_CT)

(3.3V@60mA)

(1.8V@170mA)

(1.5V_GPU M96 ONLY)

(1.8V@400mA PCIE_PVDD)

(1.8V@150mA MPV18)

(1.8V@75mA SPV18)

(1.0V@120mA SPV10)

GPU all PWROK

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

GPU +3V power

U24E

MEM I/O

LEVEL

TRANSLATION

I/O

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

U24F

MEM I/O

LEVEL

TRANSLATION

I/O

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

U24E

MEM I/O

LEVEL

TRANSLATION

I/O

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

U24F

MEM I/O

LEVEL

TRANSLATION

I/O

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

U24E

MEM I/O

LEVEL

TRANSLATION

I/O

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD

VDD


VDD

VDD

VDD

VDD

PIN STRAPS



Memory Aperture size

RAM_CFG[2:0] Size

000	128MB
001	256MB
010	64MB
011	32MB

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS



ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM (only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A: 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


DDR3 Memory TYPE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4	
								15"	14"
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW00 (64M*16)	512MB	0	1	0	0	0	1
			1GB	0	0	0	0	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT502 (64M*16)	512MB	0	1	0	1	0	1
			1GB	0	0	0	1	0	1

EEPROM




Thermal Sensor




Vendor	P/N
WINBOND	AL83L771K01
GMT	AL000780000


Power Up/Down Sequence




HDMI Conn




CCD [CCD]




LCD POWER SWITCH [LDS]




HALL SENSOR&BACK LIGHT SWITCH [HSR]




LCD Panel Module [LDS]




CRT [CRT]





USB To CRT Board[USB]



MINI Card Slot#1
(WiFi) [WLN]



MINI Card Slot#2
3G [M3G]




SATA ODD

[ODD]




SATA HDD Re-driver IC




SATA HDD

[HDD]




Codec (CX20583) [ADO]



Note:

NOTE:
In order to use the VAUX variable, you must specify that is



For EMI

BIT_CLK_AUDIO_R

C563
100000V 4C



R551
R514
R514

R518
R396

R576

INSPKL-N
INSPKL+N


INSPIRE+

MIC1-LL


MIC1-RR

AUDIO JACK


Earphone







External MIC



MDC




Atheros Lan



Atheros
AR8151/AR8152

GIGA:AR8151-AL1A-R
= AL008151001
10/100:AR8152-AL1A-R
= AL008152004






LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode






PLACE NEAR LAN IC SIDE

TRANSFORMER

RJ45




3 IN 1 CARD READER



MODE_SEL (Please refer to Realtek Application Notes for more detail description)

	R49	C73	Power mode
RTS 5159	0-ohm	NC	USB Auto De-link mode:

XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal




I/O Base Address

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh




Disabled (1) if using FW device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware

ID




SPI FLASH




INTERNAL KEYBOARD STRIP SET




HWPG




LED PU/PD




INT KeyBoard [KBC]




TP board [TPD]



Power board [PSW]




Bluetooth [BTM]



HOLE


CPU




VGA



MDC





MINI CARD



EMI PAD




HDD&ODD




LED [LED]

AC-IN




BATTERY

D3A : LED luminance to light,1K-ohm change 2.2K-ohm.




RF LED




D3A : LED luminance to Light,566-ohm change 228-ohm.

POWER

D3A : LED luminance to light,1K-ohm change 2.2K-ohm.




CARDREADER




ESD Protect


FOR POWER LED





FOR BATTERY LED




FOR HDD/W-LAN LED



FOR 3G/CARDREADER LED






(Please place this R near by battery pack side)



Quanta Computer Inc.
PROJECT : TE2

Size Document Number
Charger (ISL88731) Rev 1A

Date: Wednesday, March 10, 2010 Sheet 33 of 43



[illegible]

35

0.5A

0.1A

For RT8207 400KHZ

careful to this two net name.

Vout = (PR169/PR168) X 0.75 + 0.75

OCP: Min. 15A

FDMS0310 Rdson=5.15mOhm max

Iocp=(Vtrip/Rdson)+IL=((Rtrip*Itrip)/Rdson)+(ΔI)

ΔI=[1/(2*L*f)]*[Vout*(Vin-Vout)/Vin]

So, R(Ilim) use 7.15K ==>

Vin=19V OCP=15.9A ,

Vin=9V OCP=15.8A

0.000427A

Quanta Computer Inc.


PROJECT : TE2


Size Document Number Rev 1A

DDR 1.5V(TPS51116)

Date: Wednesday, March 10, 2010 Sheet 35 of 43

[illegible][illegible][illegible]







Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	+1.8V (RT8015A)	1A
Date:	Wednesday, March 10, 2010	Sheet 37 of 43






Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	Discharge	1A
Date:	Thursday, February 25, 2010	Sheet 39 of 43

Power Tree Table



Power Distribution List

Power	Distribution

Table of Contents

PAGE	DESCRIPTION	BOI - FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3	Clock Generator	CLK
4-7	Processor	CPU
8-14	PCH	CLG
9	RTC	RTC
15-16	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
18	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	H3D
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecytor	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0~S5
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
⏚ GND_SIGNAL	32
⏚ CARD_GND	21
⏚ AGND_DC/DC	31
⏚ GND	ALL

PAGE	DESCRIPTION	BOI - FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	

Model		REV	CHANGE LIST				MODEL		TE2		
							PAGE	FROM	To		
TE2D MB	B2A	PAGE (16) : Add BT_EN# for combo RF control for BT					1	1A			
		PAGE (27) : Change DDR S3 1.5V ON circuit.					2	1A			
							3	1A			
	C3A	PAGE (07) : Add ESATA re-driver IC					4	1A			
							5	1A			
							6	1A			
	D3A	PAGE(32) : LED luminance to light,R436 * R427 1K-ohm change 2.2K-ohm.					7	1A			
		PAGE(32) : LED luminance too low,R428 560-ohm change 220-ohm.					8	1A			
		PAGE(27) : Add R230,R231,R286,R287 0.1-ohm to avoid speaker burn.					9	1A			
		PAGE(16):Add Q62 to avoid leakage current.					10	1A			
							11	1A			
							12	1A			
							13	1A			
							14	1A			
							15	1A			
							16	1A			
							17	1A			
							18	1A			
							19	1A			
							20	1A			
							21	1A			
							22	1A			
							23	1A			
							24	1A			
							25	1A			
							26	1A			
							27	1A			
							28	1A			
							29	1A			
							30	1A			
DOC NO. 204		PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/10/27	 Quanta Computer Inc. PROJECT : TE2 SizeDocument NumberChange list Date: Friday, March 19, 2010Sheet 31 of 33			
		PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A				