



VER : 1C




PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD24	PIRQA#	RTL8110S
REQ2# / GNT2#	AD19	PIRQB# , PIRQD#	MINI-PCI
REQ1# / GNT1#	AD17	PIRQC#,PIRQD#,PIRQA#	TI 7411



PROJECT : ED2
Quanta Computer Inc.

Power Rail Flow




INDEX		
Pg#	Description	DNI LIST
1-3	Schematic Block Diagram	
4	FRONTPAGE	
5-6	Dothan/Younah	
7-11	ALVISO GM	
12-14	ICH6M	
15-16	DDR1 SO-DIMM(200P)	
17	CLOCK GENERATOR	
18-19	LCD CONN & CRT CONN	
20	SATA & IDE (HDD&CD_ROM)	
21-23	PCI7411 & CONN & IEEE1394	
24	MINI-PCI & MDC CONN	
25-26	LAN & LAN Conn.	
27	TOUCH PAD & FAN&KB	
28	Azilia AC97 CODEC	
29	Audio Amplifier	
30	MODEM	
31	DOCKING & SIO & FIR	
32	KBC PC97551	
33	CPU Power	
34	3.3V/5V/12V/15V	
35	1.5VSUS/1.5VRUN	
36	+VCCP/+1.25V/+2.5V	
37	Battery & Charger	

Power and Ground			
New Label	NOTE	Description	Control Signal or Source
VA		AC ADAPTER (20V)	
VIN		MAIN POWER (10~20V)	
MBATT		MAIN BATTERY + (10~17V)	
+15VALW		+15V ALWAYS	
+12VALW		+12V ALWAYS	
+12VRUN		+12V RUN	MAINON
+5VALW		+5V ALWAYS & KBC POWER	
+5V_S5	NO USE	THIS POWER WILL BE TUNEED OFF IN S5 BATTERY MODE	S5_ON
+5VSUS		+5V S5 CONTROLLED POWER	SUSD
+5VRUN		+5V S3 CONTROLLED POWER	MAIND
+5VHDD	CONNECT TO +5VRUN DIRECTLY	+5V HDD POWER	+5VHDD_EN#
+5VODD	CONNECT TO +5VRUN DIRECTLY	+5V ODD POWER	+5VMOD_EN#
+5VFDD	NO USE	EXTERNAL FDD POWER (5V)	+5VFDD_EN#
FAN_PWR		FAN POWER (5V)	VFAN, MAX6657_OV#
VDDA		Amplifier Power 5V RUN Plane	+5VRUN
AMCVDD		AC97 Code DAC Power 3VRUN	+3VSUS
3V_MODEM		MODEM Power 3VSUS	+5VRUN or +3VRUN
+3VALW		8051 POWER (3V)	
+3V_S5		THIS POWER WILL BE TUNEED OFF IN S5 BATTERY MODE	S5_ON
+3VSUS		SLP_S5# CTRLD POWER	SUSD
+3VRUN		SLP_S3# CTRLD POWER	MAIND
+3VHDD	CONNECT TO +3VRUN DIRECTLY	SATA HDD Power	+3VHDD_EN#
+3V_LAN_D		LAN Digital Power	+3V_S5
+3V_LAN_A		LAN Analog Power	+3V_S5
+2P5V_LAN		LAN Analog Power	+3V_LAN_D (+3V_S5)
DVDD_LAN		LAN Digital Power 1.8 or 2.5V	+2P5V_LAN(+3V_S5)
RTCVCC		RTC & PCL POWER	
REF3V			
+2_5VSUS			SUSON
+2_5VRUN			MAIND
+1_8VSUS	NO USE		
+1_8VRUN	NO USE		+2_5VRUN
+1_8V_M24	NO USE		+1_8VSUS or +1_8VRUN
+1_5V_S5		THIS POWER WILL BE TUNEED OFF IN S5 BATTERY MODE	S5_ON
+1_5VSUS			SUSON
+1_5VRUN		AGP I/O POWER	MAIND
+1_25VSUS		SMDDR_VTERM	+2_5VSUS
+1_25VRUN			MAINON
VGA1_2V	NO USE	ATI VGA 1.2V	+2_5VRUN
VGACORE	NO USE	ATI VGA CORE 1.0/1.2V	MAINON, POW_SW
+VCCP		AGTL+ POWER (1.05V)	MAINON
VHCORE		CPU CORE POWER (1.25/1.15V)	VR_ON, HWPg
 GND	ALL PAGES	DIGITAL GROUND	
 AGND	Page 28,29	AUDIO GND	
 GNDP	NO USE	CPU POWER GND	
 CGNDP	NO USE	CHARGER GND	
 DC_GND	DC Jcak	DC/DC POWER GND	
 LANGND	NO USE	COMBO CONN GND	


Dothan Processor





Place pulldown resistors within 0.5" of COMP pins

18mils Trace width of COMP0,2
5mils Trace width of COMP1,3



Place voltage divider within 0.5" of GTLREF pin

Trace as Wider as possible.

COMP0 P25
COMP1 P26
COMP2 AB2
COMP3 AB1

GTLREF0 AD26

TEST1 C5
TEST2 F23

T94 T88

T97 B2

T95 C3

T84 AF7

T83 AC1

T90 E26

AC26 VCCA3

N1 VCCA2

B1 VCCA1

E26 VCCA0

Removed +1.8VRUN

VHCORE

VCC00

D8 VCC01

D18 VCC02

D20 VCC03

D22 VCC04

F5 VCC05

E7 VCC06

E9 VCC07

E17 VCC08

E19 VCC09

E21 VCC10

F6 VCC11

F8 VCC12

F18 VCC13

F20 VCC14

F22 VCC15

G5 VCC16

G21 VCC17

H6 VCC18

H22 VCC19

J5 VCC20

J21 VCC21

K22 VCC22

U5 VCC23

V6 VCC24

V22 VCC25

W5 VCC26

W21 VCC27

Y6 VCC28

Y22 VCC29

AA5 VCC30

AA7 VCC31

AA9 VCC32

AA11 VCC33

AA13 VCC34

AA15 VCC35

AA17 VCC36

AA19 VCC37

AA21 VCC38

AB6 VCC39

AB8 VCC40

AB10 VCC41

AB12 VCC42

AB14 VCC43

AB16 VCC44

AB18 VCC45

AB20 VCC46

AB22 VCC47

AC9 VCC48

AC11 VCC49

AC13 VCC50

AC15 VCC51

AC17 VCC52

AC19 VCC53

AD8 VCC54

AD10 VCC55

AD12 VCC56

AD14 VCC57

AD16 VCC58

AD18 VCC59

AE9 VCC60

AE11 VCC61

AE13 VCC62

AE15 VCC63

AE17 VCC64

AE19 VCC65

AF8 VCC66

AF10 VCC67

AF12 VCC68

AF14 VCC69

AF16 VCC70

AF18 VCC71

Dothan
2 OF 3

POWER, GROUND, RESERVED SIGNALS

VHCORE

VCC00

D8 VCC01

D18 VCC02

D20 VCC03

D22 VCC04

F5 VCC05

E7 VCC06

E9 VCC07

E17 VCC08

E19 VCC09

E21 VCC10

F6 VCC11

F8 VCC12

F18 VCC13

F20 VCC14

F22 VCC15

G5 VCC16

G21 VCC17

H6 VCC18

H22 VCC19

J5 VCC20

J21 VCC21

K22 VCC22

U5 VCC23

V6 VCC24

V22 VCC25

W5 VCC26

W21 VCC27

Y6 VCC28

Y22 VCC29

AA5 VCC30

AA7 VCC31

AA9 VCC32

AA11 VCC33

AA13 VCC34

AA15 VCC35

AA17 VCC36

AA19 VCC37

AA21 VCC38

AB6 VCC39

AB8 VCC40

AB10 VCC41

AB12 VCC42

AB14 VCC43

AB16 VCC44

AB18 VCC45

AB20 VCC46

AB22 VCC47

AC9 VCC48

AC11 VCC49

AC13 VCC50

AC15 VCC51

AC17 VCC52

AC19 VCC53

AD8 VCC54

AD10 VCC55

AD12 VCC56

AD14 VCC57

AD16 VCC58

AD18 VCC59

AE9 VCC60

AE11 VCC61

AE13 VCC62

AE15 VCC63

AE17 VCC64

AE19 VCC65

AF8 VCC66

AF10 VCC67

AF12 VCC68

AF14 VCC69

AF16 VCC70

AF18 VCC71

Dothan Processor

VSS00 A2
VSS01 A5
VSS02 A8
VSS03 A11
VSS04 A14
VSS05 A17
VSS06 A20
VSS07 A23
VSS08 A26
VSS09 B3
VSS10 B6
VSS11 B9
VSS12 B12
VSS13 B16
VSS14 B19
VSS15 B22
VSS16 B25
VSS17 C1
VSS18 C4
VSS19 C7
VSS20 C10
VSS21 C13
VSS22 C15
VSS23 C18
VSS24 C21
VSS25 C24
VSS26 D2
VSS27 D5
VSS28 D7
VSS29 D9
VSS30 D11
VSS31 D13
VSS32 D15
VSS33 D17
VSS34 D19
VSS35 D21
VSS36 D23
VSS37 D26
VSS38 E3
VSS39 E6
VSS40 E8
VSS41 E10
VSS42 E12
VSS43 E14
VSS44 E16
VSS45 E18
VSS46 E20
VSS47 E22
VSS48 E25
VSS49 F1
VSS50 F4
VSS51 F5
VSS52 F7
VSS53 F9
VSS54 F11
VSS55 F13
VSS56 F15
VSS57 F17
VSS58 F19
VSS59 F21
VSS60 F24
VSS61 G2
VSS62 G6
VSS63 G22
VSS64 G23
VSS65 G26
VSS66 H3
VSS67 H5
VSS68 H21
VSS69 H25
VSS70 J1
VSS71 J6
VSS72 J22
VSS73 J24
VSS74 K2
VSS75 K5
VSS76 K6
VSS77 K21
VSS78 K23
VSS79 K26
VSS80 L3
VSS81 L6
VSS82 L22
VSS83 L26
VSS84 M1
VSS85 M4
VSS86 M5
VSS87 M21
VSS88 M24
VSS89 N3
VSS90 N6
VSS91 N22
VSS92 N23
VSS93 N26
VSS94 P2
VSS95 P5
VSS96 P21
VSS97 P24
VSS98 R1
VSS99 R4

33

CPU_VID0

33

CPU_VID1

33

CPU_VID2

33

CPU_VID3

33

CPU_VID4

33

CPU_VID5

33

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC

2

1

E1

PSI

No using for MAX1907

R46 *0_NC

13.17.33 STP_CPU#

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC

2

1

E1

PSI

No using for MAX1907

R46 *0_NC

13.17.33 STP_CPU#

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC

2

1

E1

PSI

No using for MAX1907

R46 *0_NC

13.17.33 STP_CPU#

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC

2

1

E1

PSI

No using for MAX1907

R46 *0_NC

13.17.33 STP_CPU#

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC

2

1

E1

PSI

No using for MAX1907

R46 *0_NC

13.17.33 STP_CPU#

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC

2

1

E1

PSI

No using for MAX1907

R46 *0_NC

13.17.33 STP_CPU#

SELPSB2_CLK R313 1

SELPSB1_CLK R314 1

2 0 4

2 0 4

R50 *0_NC




2


1


E1


PSI


No using for MAX1907



























	DothanA	DothanB
R137	Install	NC
R330	NC	NC





Bypass CAPs need to follow Bypass CAP.
Routing Rule, no vias between CAP to CHIPSET VCC Pin or GND.








CPU SOCKET




SATA HDD



PATA HDD





ODD





PROJECT : ED2
Quanta Computer Inc.

Size	Document Number	Rev
	HDD & CDROM Connector	C2A
Date:	Friday, October 22, 2004	Sheet 20 of 38













FAN CONTROL



TOUCH PAD





GAIN	SPKR MODE	HP MODE
0	10.5	3
1	9	0




Revision History		
REV	Description	Date
00	Initial Release	February 14, 2002
01	27mmx27mm form factor.	July 5, 2002
02	6 pins J1 connector-T/R traces for specific uses-100V C902/C904	September 24, 2002
03	add J1B - remove T903	October 9, 2002
04	Change J1 & J1B. Change R938 size. Add TP60 to TP71.	November 12, 2002
05	Removed J1B. Change size for C978, C984, R902, R904, R906, R908, R910 and R978. Changed BR904 and BR906 to different manufacture.	November 26, 2002
06	Corrected error in Q904 PCB footprint.	January 3, 2003
07	Added DIB data transformer footprint, added MC966, deleted ring impedance circuit. Added the letter "M" prefix to all reference designators.	September 24, 2003
08	Changed value for MC966 from 3.3nF to 10nF. 100V, +/-20%, Y5V. By default, MC966 will be populated. Also, changed CX20493 revision from 11 to 21.	November 06, 2003

REV:B MODIFY FOR USE
NEW MODEM MODULE







V I D								Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0		V	
0	1	0	1	1	1		1.340	
0	1	1	0	0	0		1.324	
0	1	1	0	1	0		1.292	
0	1	1	1	0	0		1.260	
0	1	1	1	0	1		1.244	
0	1	1	1	1	1		1.212	
1	0	0	0	0	1		1.180	
1	0	0	0	1	1		1.148	
1	0	0	1	1	0		1.100	
1	0	1	0	0	1		1.052	
1	0	1	0	1	1		1.020	
1	0	1	1	1	0		0.972	
1	1	0	0	0	0		0.940	

