

Tonga-e (ZN5)

01


01--SCHMETICS INDEX
02--BLOCK DIAGRAM
03--CLK. GEN./CK505
04--CPU(1/2) Host Bus
05--CPU(2/2) Power
06--NB(1/5) Host
07--NB(2/5) VGA, DMI, PCIE
08--NB(3/5) DDR III
09--NB(4/5) Power
10--NB(5/5) VSS
11--SB(1/4) HOST
12--SB(2/4) PCIE, PCI, USB, DMI
13--SB(3/4) SATA, GPIO
14--SB(4/4) Power, VSS
15--DDR III SO-DIMM
16--MXM3.0
17--LVDS TRANSMITTER
18--SATA HDD/ODD
19--MINI PCIE (WLAN/TV), IR
20--LCD PANEL, INVERTER
21--LAN PHY BOAZMAN
22--TPM, RJ45
23--JMB380 (Card Reader, 1394)
24--ON Board USB
25--FAN, CCD, PS2
26--SUPER IO SCH5327
27--AUDIO CODEC ALC272
28--LINE OUT, CRT
29--LED/SERIAL PORT/XDP
30--CIR
31--DC-IN, +12V
32--VRD1.1 NCP5392
33--V_1P1_CORE
34--5VSB, 3VSB, VCC3, VCC
35--V_3P3_CL/V_1V_1P1
36--DDR3_V-SM_V-SM-VTT
37--SCREW HOLE
38--SCHEMATICS CHANGE LIST(EVT1 to EVT2)
39--SCHEMATICS CHANGE LIST(EVT2 to DVT)

BOM Option Note


IV@	INSTALL FOR UMA SKU
EV@	INSTALL FOR DISCRETE GRAPHIC SKU
PROTO	INSTALL FOR PROTO ONLY
NI	UNINSTALL
I	INSTALL FOR ALL SKU


Tonga-E_ZN5 System Block Diagram


02






Clock Generator



















U3H
EAGLELAKE_FCBGA1254
SYM_REF = 1.5GC
8 OF 9
Critical
I

U3H
EAGLELAKE_DDR3
SYM_REF = 1.5GC





EAGLELAKE_FCBGA1254
Critical
I


RTC CRYSTAL



RESET JUMP





HD Audio I/F(CODEC& IHDMI)




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PUP/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
TP3	XOR Chain Entrance	PWROK	ICH_TP3 HDA_SDOUR 0 0 RSVD 0 1 Enter XOR Chain	ICH_TP3 R228 1K 0402
HDA_SDOUR	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	1 0 Normal operation(Default) 1 1 Set PCIE port config bit 1	HDA_SDOUR R633 3.3K 0402

ROM recovery 11



RTC BATTERY





Quanta Computer Inc.
PROJECT : ZN5


Size Document Number
SB (1/4)- HOST

Date: Friday, March 05, 2010 Sheet 11 of 40

Rev X4



Timing diagram for PCI Pull-Up signals. The diagram shows 16 signals (REQ0# to INTE#) and a VCC3 supply. Each signal is represented by a blue waveform with a 5% duty cycle. The signals are connected to a common bus, and the VCC3 supply is connected to the bus. The signals are labeled with their respective R723 values: REQ0# (R723 8.2K), IRDY# (R720 8.2K), LOCK# (R721 8.2K), STOP# (R722 8.2K), INTB# (R723 8.2K), TRDY# (R724 8.2K), REQ1# (R725 8.2K), REQ2# (R726 8.2K), DEVSEL# (R727 8.2K), FRAME# (R728 8.2K), INTD# (R729 8.2K), INT# (R730 8.2K), INTG# (R731 8.2K), INTC# (R732 8.2K), PERR# (R733 8.2K), INTF# (R734 8.2K), SERR# (R735 8.2K), INTA# (R736 8.2K), and INTE# (R737 8.2K).







SB Power Status and max current table(2/2)


POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC1_1	0	X	X	VCC1.1	1.634A	ICH CORE
VCCDMPILL	0	X	X	VCC1.5	23mA	
VCC_DMI	0	X	X	GMCH_CORE	50mA	1.125V@G45, 1.1V@P43
V_CPU_I0	0	X	X	VCC1.2	2mA	
VCC3_3	0	X	X	VCC3	308mA	
VCC4DA	0	X	X	VCC1.5	70mA	
VCCSUS4DA	0	0	0	RVCC1.5	70mA	
VCCSUS1_1	X	X	X	1.1V	x	Internal VR powered
VCCSUS1_5	X	X	X	1.5V	x	Internal VR powered
VCCSUS3_3	0	0	0	3V_STBY	212mA	S3mA@S3/S5
VCCCL1_1	X	X	X	1.1V	x	Internal VR powered
VCCCL1_5	X	X	X	1.5V	x	Internal VR powered
VCCCL3_3	0	X	X	VCC3	73mA	S3/S5 powered when AMT activated

MXM Module

MM_PRST#	Sku
Low	MXM
High	WO MXM




DisplayPort




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDs signal (DC couple)

DP connector




MXM_ENABLE











MXM Reset




PS8325









For wireless Lan card/Bluetooth




For TV MODULE CARD




BACKLIGHT CONTROL



PANEL VCC CONTROL




TO CONVERTER CONNECT




EEPROM IIC Selection

PANEL EDID DATA




LCD PANEL CONNECTOR






Size	Document Number	Rev
	TPM & RJ45 with LAN Transformer	X4
Date:	Friday, March 05, 2010	Sheet 22 of 40


CARD READER




CARDREADER POWER




4 IN 1 CONN




1394







2nd FAN



SYSTEM FAN CONN



CAMERA POWER CONTROL



PS2 KEYBOARD& PS2 MOUSE

close to conn

close to conn

FOR EMI CHANGE CAP

1: DATA
2: NC
3: GND
4: VCC
5: CLK
6: NC


1: DATA
2: NC
3: GND
4: VCC
5: CLK
6: NC

R403 and R392 (0 ohm) are changed to bead for EMI demand.

change BOM value


TO WEB CAM MODULE

FOR EMI





Quanta Computer Inc.
PROJECT : ZN5

Size	Document Number	Rev
	FAN/CAM/PS2	X4
Date:	Friday, March 05, 2010	Sheet 25 of 40





SERIAL PORT





CPU XDP Debug Port


LED





LPC HEADER













colse to ich







5VSB_EN control




If R821 and Q107 install

S4_STATE_ICH-	5V_USB_MAIN-	VR_5VSB_EN
0	1	1
0	0	0
1	X	1
1	X	1






























V_1P5_ICH

CLAMP_CTRL





Quanta Computer Inc.
PROJECT : ZMS
CHANGE LIST(EVT3 to EVT2)

DATE		ZNS Schematic file for EVT2	Revision
6th Feb. 2018		ZNS-0296.DSN	X3
PS	ZNS Schematic Change from EVT2 to DVT1.0		

Schematic Change Description
1. Update schematic reversion and sheet number
2. Change C43 POP from NI to I, F6 POP from I to NI
3. Change U7, U19 value, footprint and QPN
4. Add CN25(I),R785(I),C756(I),C757(I) for B-CAS feature
5. Change dedicated location: XMM1 to XMM3, XMM3 to XMM1
6. Change R59 to 381 ohm, R572 to 8.2K ohm, Change JP49 dedicated location to E49.
7. Add PAD3, PAD4 and PAD5 for gasket mount.
8. Del PC18(I), Change value, footprint and QPN for PC22,PC25,PC27, Change PC23 and PC24 footprint and QPN
9. Change R784 from 0 ohm to 22 ohm, Del R785(I) in page 27
10. Chnage R693 ,R696, R336 and R338 footprint, QPN
11. Del D20(I), D22(I), D27(I), D31(I), C382(NI), C384(NI)
12. Change D15 ,D17 value, footprint and QPN, Change AR18 and AC15 vlue and QPN
13. Change C383 and C385 footprint and QPN, Change AL1, AL2, AL3, AL4, L16, L17, AR17, AC16, AC56,,AC57 value, footprint and QPN
14. Change Speaker conn to DFHDB4MR103 for halogen free request
15. Add AQ8(I), AQ9(I), AR44(I), AR45(I), AC28(I), AD45(I), AR46(I), AR47(I)
16. Add R786(NI), R787(I), D47(NI), R795(I),C260(I),D8(I) for 2nd FAN
17. Change SATA HDD CONN footprint and QPN
18. Change dedicated location: U50 to U56, U51 to U57, U52 to U58, U53 to U59, U54 to U53, U48 to U50, U47 to U51, U45 to U52
19. Change dedicated location: U10 to U47, U46 to U10, PU10 to U46, U24 to U54
20. Change E16 vaule, footprint and QPN, B-CAS connector footprint and QPN
21. Change R9 and R10 value and QPN
22. Change PL10 value, footprint and QPN
23. Change R127 POP from I to NI, R131 POP from NI to I, AR46 POP from I to NI, R468 and R469 POP from I to NI
24. Change AQ9 value to QPN, Change PR132 value
25. modify netname MICIN-L1 error
26. Change AR12 and AR16 value and QPN
27. Change SW50 material to Halogen free
28. Add PR251(NI), PR252(NI)
29. SWAP Memory CHA CK8/CK9# and CK2/CK2#
30. Connect R345 CONN Pin 5 to power plane VCC1.8M_LAN
31. Change LED1 vaule and QPN
32. Change AR45 from 49.9K to 100K, AR44 from 100K to 49.9K
33. Change AC3, AC6, H14, H18, H20, H23 footprint
33. Change C163, C540, R654, C625, C193 POP from NI to I
34. Change C119, C124, C656, C646, C582 and C588 value and QPN
35. Change R769, R770, R771, R775 and R776 POP from I to NI
36. Change AR34 POP from I to NI
37. Change AQ7 pin 1, U14 Pin.16 and Pin.17 connect from AGND to DGND
38. Change AC58, AC64, AC65, AC66, AC71, AC72, AC73, AC78, AC78, AC79, AQ3.1, AQ6.1 connect from AGND to DGND
39. Add VCC1.8M_LAN power source node
40. Add U19 and U43 ROM SOCKET
41. Change U16 to NISS135, Add R788(I), C758(NI), PD14(I)
42. Change AR34 and AR15 change footprint to 0603
43. Don't connect RJ-45 pin15 & pin16 to GND, and connect H18 and H14 to GND
44. Change PR71,PR70,PR212,PR286, PR288,PC174,PQ24,PQ52,PQ23 POP from I to NI. Change PR72,PR252,PR251 POP from NI to I
45. Move PR72 to PQ24.3
46. Change AL1-AL4, L16 and L17 value and QPN, Change R709, R700, R350, R701 QPN(from 5% to 1%)
47. Change P5, P150, P151, CN7, CON1, CN18 QPN for plating request
48. Change R184 and R112 value and QPN for 14M CLK fine tune
49. Change C163,C625 vaule and QPN, Stuff C541 22pF. Change R658 and C628 POP from NI to I
50. Change Q52 and Q61 from bipolar to MOS(footprint change). Add Q62(I) and R789(I)
50. Change C654 and C655 value, footprint and QPN
51. Change L24 and L26 power source to V_1P1_CL_MCH, Change L26 and L23 value/footprint, QPN and current rating
52. Change C41,C42,C49,C50,C420,C458 value, footprint and QPN
53. Change C469,C412,C396,C460,C445 and C423 QPN and temperature characteristic
54. Change C43 and C44 value and QPN
55. Change E1, E14, E15, E40, E16, E17, P54 QPN for plating 15u request
56. Del R247(I) and R257(I),T123,T124
57. Change C357 and C443 value and QPN
58. Add C382(NI), C384(NI), C401(NI), C402(NI)
59. Change XMM1 and XMM3 QPN for silkscreen modificaton
60. Change R213,PR36,PR40,PR41,D43,D44,R716 value and QPN
61. Change C135 POP from I to NI
62. Change Q61 from MOS to bipolar
63. Change R525, R517,R476 POP from NI to I
64. Change R789,R518,R641,R478 POP from I to NI, Change R641 value
65. Change R635 from NI to I, Change R635, R209 vaule and QPN
66. Change PC121,PC122,PC123,PC124,PR166,PR167,PR168,PR169,PC167 value and QPN
66. Change PR152 POP from I to NI, Change PR225,L23 QPN
67. Change XDP1,R1,R21,R22,R24,R51,R52,R25,R26,LED1,R20,R113,R181,R118,R297,R61,R153,R112,Q1,Q21,Q38,Q17 POP to PROTO
68. Change Q26,Q19,R18,R23,R566,Q2,Q20,Q32,LEd4,LEd9,LEd5,LEd10,LEd2,LEd7,LEd3,U31,C515,C516,C518,C519,C520,Q2,P54 POP to PROTO
69. Change E17,U19,U43,R12,R13,R14,R39,R40,R42,C2,C3,C4,R772,R773,R774,U1,U2,C1,C10,R5,R2,R3,R4,R8,L1,L2,C7,C8,D34 POP to PROTO
70. Change D35,D36,D37,CON2 POP to PROTO


Quanta Computer Inc.
 PROJECT : ZNS
 CHANGE LIST(EVT2 to DVT1.0)
Rev. No. Date By Appr.

[illegible]