


ZQ5 SYSTEM BLOCK DIAGRAM


BOM MARK

IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA

REV:B



02



Default

	IC93L331C5BRLFA (ALPRS365000)	PTN874T-606 (AL000875000)	PULL HIGH	PULL DOWN
Pin 11	PCI2/TME	PCI2/TME internal PD	NO OVERCLOCKING (default)	NORMAL RUN
Pin 12	PCI-3	PCI-3/SRC5_EN internal PD	PIN37/38 IS SRC5	PIN37/38 IS PCI_STOP/CPU_STOP (default)
Pin 13	PCI-4/27M_SEL	PCI-4/27M_SEL internal PD	PIN 17/18 IS 27MHz	PIN 17/18 IS SRC/DOT (default)
Pin 14	PCIF-5/ITP_EN	PCIF-5/ITP_EN internal PD	PIN 46/47 IS CPUITP	PIN 46/47 IS SRC8 (default)




Clock Gen I2C

14,16,28 PDAT_SMB 3 1 2N7002E 2N7002E R258 4.7K_4 +3V SMBDT1


14,16,28 PCLK_SMB 3 1 2N7002E 2N7002E R259 4.7K_4 +3V SMBCK1

REV: B 6/12 REV: B 6/11


<MAIN>: ICS9LRS3165BKLF QCI: ALPRS365000
<SECOND>: SLG8SP513VTR QCI: AL8SP513000
<SECOND>: RTM875N-606-VD-GR T QCI: AL000875000



Thermal Trip




CPU Thermal monitor




4/20 Modify

XDP PU/PD



Processor hot




CPU 1/2

GMT	AL000780000	Use 2200p
NS	AL095245000	Use 2200p
WINDBOND	AL83L771K01	Use 2200p



PROJECT : ZQ5
Quanta Computer Inc.





Size	Document Number	Rev
	CPU Host Bus	1A
Date:	Monday, July 12, 2010	Sheet 3 of 43




GMCH (CANTIGA)

05

	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04



HOST





PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH HOST	1A
Date:	Monday, July 12, 2010	Sheet 5 of 43

Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 106MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) and Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present


Strap pin




NB Thermal trip pin
No use Thermal trip NB side can NC.(NB has ODT)
PM_DPRSTP#
The Daisy chain topology should be routed from ICH9M to IMVP, then to (G)MCH and CPU, in that order.

U20B
M36
M37
M38
M39
M40
M41
M42
M43
M44
M45
M46
M47
M48
M49
M50
M51
M52
M53
M54
M55
M56
M57
M58
M59
M60
M61
M62
M63
M64
M65
M66
M67
M68
M69
M70
M71
M72
M73
M74
M75
M76
M77
M78
M79
M80
M81
M82
M83
M84
M85
M86
M87
M88
M89
M90
M91
M92
M93
M94
M95
M96
M97
M98
M99
M100
M101
M102
M103
M104
M105
M106
M107
M108
M109
M110
M111
M112
M113
M114
M115
M116
M117
M118
M119
M120
M121
M122
M123
M124
M125
M126
M127
M128
M129
M130
M131
M132
M133
M134
M135
M136
M137
M138
M139
M140
M141
M142
M143
M144
M145
M146
M147
M148
M149
M150
M151
M152
M153
M154
M155
M156
M157
M158
M159
M160
M161
M162
M163
M164
M165
M166
M167
M168
M169
M170
M171
M172
M173
M174
M175
M176
M177
M178
M179
M180
M181
M182
M183
M184
M185
M186
M187
M188
M189
M190
M191
M192
M193
M194
M195
M196
M197
M198
M199
M200
M201
M202
M203
M204
M205
M206
M207
M208
M209
M210
M211
M212
M213
M214
M215
M216
M217
M218
M219
M220
M221
M222
M223
M224
M225
M226
M227
M228
M229
M230
M231
M232
M233
M234
M235
M236
M237
M238
M239
M240
M241
M242
M243
M244
M245
M246
M247
M248
M249
M250
M251
M252
M253
M254
M255
M256
M257
M258
M259
M260
M261
M262
M263
M264
M265
M266
M267
M268
M269
M270
M271
M272
M273
M274
M275
M276
M277
M278
M279
M280
M281
M282
M283
M284
M285
M286
M287
M288
M289
M290
M291
M292
M293
M294
M295
M296
M297
M298
M299
M300
M301
M302
M303
M304
M305
M306
M307
M308
M309
M310
M311
M312
M313
M314
M315
M316
M317
M318
M319
M320
M321
M322
M323
M324
M325
M326
M327
M328
M329
M330
M331
M332
M333
M334
M335
M336
M337
M338
M339
M340
M341
M342
M343
M344
M345
M346
M347
M348
M349
M350
M351
M352
M353
M354
M355
M356
M357
M358
M359
M360
M361
M362
M363
M364
M365
M366
M367
M368
M369
M370
M371
M372
M373
M374
M375
M376
M377
M378
M379
M380
M381
M382
M383
M384
M385
M386
M387
M388
M389
M390
M391
M392
M393
M394
M395
M396
M397
M398
M399
M400
M401
M402
M403
M404
M405
M406
M407
M408
M409
M410
M411
M412
M413
M414
M415
M416
M417
M418
M419
M420
M421
M422
M423
M424
M425
M426
M427
M428
M429
M430
M431
M432
M433
M434
M435
M436
M437
M438
M439
M440
M441
M442
M443
M444
M445
M446
M447
M448
M449
M450
M451
M452
M453
M454
M455
M456
M457
M458
M459
M460
M461
M462
M463
M464
M465
M466
M467
M468
M469
M470
M471
M472
M473
M474
M475
M476
M477
M478
M479
M480
M481
M482
M483
M484
M485
M486
M487
M488
M489
M490
M491
M492
M493
M494
M495
M496
M497
M498
M499
M500
M501
M502
M503
M504
M505
M506
M507
M508
M509
M510
M511
M512
M513
M514
M515
M516
M517
M518
M519
M520
M521
M522
M523
M524
M525
M526
M527
M528
M529
M530
M531
M532
M533
M534
M535
M536
M537
M538
M539
M540
M541
M542
M543
M544
M545
M546
M547
M548
M549
M550
M551
M552
M553
M554
M555
M556
M557
M558
M559
M560
M561
M562
M563
M564
M565
M566
M567
M568
M569
M570
M571
M572
M573
M574
M575
M576
M577
M578
M579
M580
M581
M582
M583
M584
M585
M586
M587
M588
M589
M590
M591
M592
M593
M594
M595
M596
M597
M598
M599
M600
M601
M602
M603
M604
M605
M606
M607
M608
M609
M610
M611
M612
M613
M614
M615
M616
M617
M618
M619
M620
M621
M622
M623
M624
M625
M626
M627
M628
M629
M630
M631
M632
M633
M634
M635
M636
M637
M638
M639
M640
M641
M642
M643
M644
M645
M646
M647
M648
M649
M650
M651
M652
M653
M654
M655
M656
M657
M658
M659
M660
M661
M662
M663
M664
M665
M666
M667
M668
M669
M670
M671
M672
M673
M674
M675
M676
M677
M678
M679
M680
M681
M682
M683
M684
M685
M686
M687
M688
M689
M690
M691
M692
M693
M694
M695
M696
M697
M698
M699
M700
M701
M702
M703
M704
M705
M706
M707
M708
M709
M710
M711
M712
M713
M714
M715
M716
M717
M718
M719
M720
M721
M722
M723
M724
M725
M726
M727
M728
M729
M730
M731
M732
M733
M734
M735
M736
M737
M738
M739
M740
M741
M742
M743
M744
M745
M746
M747
M748
M749
M750
M751
M752
M753
M754
M755
M756
M757
M758
M759
M760
M761
M762
M763
M764
M765
M766
M767
M768
M769
M770
M771
M772
M773
M774
M775
M776
M777
M778
M779
M780
M781
M782
M783
M784
M785
M786
M787
M788
M789
M790
M791
M792
M793
M794
M795
M796
M797
M798
M799
M800
M801
M802
M803
M804
M805
M806
M807
M808
M809
M810
M811
M812
M813
M814
M815
M816
M817
M818
M819
M820
M821
M822
M823
M824
M825
M826
M827
M828
M829
M830
M831
M832
M833
M834
M835
M836
M837
M838
M839
M840
M841
M842
M843
M844
M845
M846
M847
M848
M849
M850
M851
M852
M853
M854
M855
M856
M857
M858
M859
M860
M861
M862
M863
M864
M865
M866
M867
M868
M869
M870
M871
M872
M873
M874
M875
M876
M877
M878
M879
M880
M881
M882
M883
M884
M885
M886
M887
M888
M889
M890
M891
M892
M893
M894
M895
M896
M897
M898
M899
M900
M901
M902
M903
M904
M905
M906
M907
M908
M909
M910
M911
M912
M913
M914
M915
M916
M917
M918
M919
M920
M921
M922
M923
M924
M925
M926
M927
M928
M929
M930
M931
M932
M933
M934
M935
M936
M937
M938
M939
M940
M941
M942
M943
M944
M945
M946
M947
M948
M949
M950
M951
M952
M953
M954
M955
M956
M957
M958
M959
M960
M961
M962
M963
M964
M965
M966
M967
M968
M969
M970
M971
M972
M973
M974
M975
M976
M977
M978
M979
M980
M981
M982
M983
M984
M985
M986
M987
M988
M989
M990
M991
M992
M993
M994
M995
M996
M997
M998
M999
M1000
M1001
M1002
M1003
M1004
M1005
M1006
M1007
M1008
M1009
M1010
M1011
M1012
M1013
M1014
M1015
M1016
M1017
M1018
M1019
M1020
M1021
M1022
M1023
M1024
M1025
M1026
M1027
M1028
M1029
M1030
M1031
M1032
M1033
M1034
M1035
M1036
M1037
M1038
M1039
M1040
M1041
M1042
M1043
M1044
M1045
M1046
M1047
M1048
M1049
M1050
M1051
M1052
M1053
M1054
M1055
M1056
M1057
M1058
M1059
M1060
M1061
M1062
M1063
M1064
M1065
M1066
M1067
M1068
M1069
M1070
M1071
M1072
M1073
M1074
M1075
M1076
M1077
M1078
M1079
M1080
M1081
M1082
M1083
M1084
M1085
M1086
M1087
M1088
M1089
M1090
M1091
M1092
M1093
M1094
M1095
M1096
M1097
M1098
M1099
M1100
M1101
M1102
M1103
M1104
M1105
M1106
M1107
M1108
M1109
M1110
M1111
M1112
M1113
M1114
M1115
M1116
M1117
M1118
M1119
M1120
M1121
M1122
M1123
M1124
M1125
M1126
M1127
M1128
M1129
M1130
M1131
M1132
M1133
M1134
M1135
M1136
M1137
M1138
M1139
M1140
M1141
M1142
M1143
M1144
M1145
M1146
M1147
M1148
M1149
M1150
M1151
M1152
M1153
M1154
M1155
M1156
M1157
M1158
M1159
M1160
M1161
M1162
M1163
M1164
M1165
M1166
M1167
M1168
M1169
M1170
M1171
M1172
M1173
M1174
M1175
M1176
M1177
M1178
M1179
M1180
M1181
M1182
M1183
M1184
M1185
M1186
M1187
M1188
M1189
M1190
M1191
M1192
M1193
M1194
M1195
M1196
M1197
M1198
M1199
M1200
M1201
M1202
M1203
M1204
M1205
M1206
M1207
M1208
M1209
M1210
M1211
M1212
M1213
M1214
M1215
M1216
M1217
M1218
M1219
M1220
M1221
M1222
M1223
M1224
M1225
M1226
M1227
M1228
M1229
M1230
M1231
M1232
M1233
M1234
M1235
M1236
M1237
M1238
M1239
M1240
M1241
M1242
M1243
M1244
M1245
M1246
M1247
M1248
M1249
M1250
M1251
M1252
M1253
M1254
M1255
M1256
M1257
M1258
M1259
M1260
M1261
M1262
M1263
M1264
M1265
M1266
M1267
M1268
M1269
M1270
M1271
M1272
M1273
M1274
M1275
M1276
M1277
M1278
M1279
M1280
M1281
M1282
M1283
M1284
M1285
M1286
M1287
M1288
M1289
M1290
M1291
M1292
M1293
M1294
M1295
M1296
M1297
M1298
M1299
M1300
M1301
M1302
M1303
M1304
M1305
M1306
M1307
M1308
M1309
M1310
M1311
M1312
M1313
M1314
M1315
M1316
M1317
M1318
M1319
M1320
M1321
M1322
M1323
M1324
M1325
M1326
M1327
M1328
M1329
M1330
M1331
M1332
M1333
M1334
M1335
M1336
M1337
M1338
M1339
M1340
M1341
M1342
M1343
M1344
M1345
M1346
M1347
M1348
M1349
M1350
M1351
M1352
M1353
M1354
M1355
M1356
M1357
M1358
M1359
M1360
M1361
M1362
M1363
M1364
M1365
M1366
M1367
M1368
M1369
M1370
M1371
M1372
M1373
M1374
M1375
M1376
M1377
M1378
M1379
M1380
M1381
M1382
M1383
M1384
M1385
M1386
M1387
M1388
M1389
M1390
M1391
M1392
M1393
M1394
M1395
M1396
M1397
M1398
M1399
M1400
M1401
M1402
M1403
M1404
M1405
M1406
M1407
M1408
M1409
M1410
M1411
M1412
M1413
M1414
M1415
M1416
M1417
M1418
M1419
M1420
M1421
M1422
M1423
M1424
M1425
M1426
M1427
M1428
M1429
M1430
M1431
M1432
M1433
M1434
M1435
M1436
M1437
M1438
M1439
M1440
M1441
M1442
M1443
M1444
M1445
M1446
M1447
M1448
M1449
M1450
M1451
M1452
M1453
M1454
M1455
M1456
M1457
M1458
M1459
M1460
M1461
M1462
M1463
M1464
M1465
M1466
M1467
M1468
M1469
M1470
M1471
M1472
M1473
M1474
M1475
M1476
M1477
M1478
M1479
M1480
M1481
M1482
M1483
M1484
M1485
M1486
M1487
M1488
M1489
M1490
M1491
M1492
M1493
M1494
M1495
M1496
M1497
M1498
M1499
M1500
M1501
M1502
M1503
M1504
M1505
M1506
M1507
M1508
M1509
M1510
M1511
M1512
M1513
M1514
M1515
M1516
M1517
M1518
M1519
M1520
M1521
M1522
M1523
M1524
M1525
M1526
M1527
M1528
M1529
M1530
M1531
M1532
M1533
M1534
M1535
M1536
M1537
M1538
M1539
M1540
M1541
M1542
M1543
M1544
M1545
M1546
M1547
M1548
M1549
M1550
M1551
M1552
M1553
M1554
M1555
M1556
M1557
M1558
M1559
M1560
M1561
M1562
M1563
M1564
M1565
M1566
M1567
M1568
M1569
M1570
M1571
M1572
M1573
M1574
M1575
M1576
M1577
M1578
M1579
M1580
M1581
M1582
M1583
M1584
M1585
M1586
M1587
M1588
M1589
M1590
M1591
M1592
M1593
M1594
M1595
M1596
M1597
M1598
M1599
M1600
M1601
M1602
M1603
M1604
M1605
M1606
M1607
M1608
M1609
M1610
M1611
M1612
M1613
M1614
M1615
M1616
M1617
M1618
M1619
M1620
M1621
M1622
M1623
M1624
M1625
M1626
M1627
M1628
M1629
M1630
M1631
M1632
M1633
M1634
M1635
M1636
M1637
M1638
M1639
M1640
M1641
M1642
M1643
M1644
M1645
M1646
M1647
M1648
M1649
M1650
M1651
M1652
M1653
M1654
M1655
M1656
M1657
M1658
M1659
M1660
M1661
M1662
M1663
M1664
M1665
M1666
M1667
M1668
M1669
M1670
M1671
M1672
M1673
M1674
M1675
M1676
M1677
M1678
M1679
M1680
M1681
M1682
M1683
M1684
M1685
M1686
M1687
M1688
M1689
M1690
M1691
M1692
M1693
M1694
M1695
M1696
M1697
M1698
M1699
M1700
M1701
M1702
M1703
M1704
M1705
M1706
M1707
M1708
M1709
M1710
M1711
M1712
M1713
M1714
M1715
M1716
M1717
M1718
M1719
M1720
M1721
M1722
M1723
M1724
M1725
M1726
M1727
M1728
M1729
M1730
M1731
M1732
M1733
M17

SP@
07




16 M_A_DQ[63:0]




CANTIGA_PM

DDR SYSTEM MEMORY A





17 M_B_DQ[63:0]



CANTIGA_PM

DDR SYSTEM MEMORY B




Power consumption reference to Intel
644135 Cantiga chipset EDS Volume1.
Section 10

GM TDP 10.5~12W
GS TDP 7~8W
PM TPP 7W

Intel check list(Rev 0.8)
No description for VCC_SM bulk CAP
Intel CRB(Rev 0.7)
330U*1 Reserve near to power
330U*1 near to NB

Intel check list(Rev 0.8)
270U*1 near to power(+V1.05M).
270U*2 near to NB
Intel CRB(Rev 0.7)
270U*3 near to power(+V1.05M).
270U*1 near to NB
ESR=12m ohm




1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +V GFX_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest

Power consumption reference to Intel
Cantiga chipset EDS Volumel, Section 10

External Graphics
(GMCH Integrated Graphics Disable)

VCCSYN_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCC_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TV_DAC	GND
VCCD_QDAC	GND
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTF	GND



IV@
EV@
SP@



Power Net Name	Cantiga (V)
VCC_AXG_#	1.05V
VCC_AXG_NCTF_#	1.05V
VCCA_PEG_BG	1.5V
VCCA_DPLL	1.05V
VCCA_DPLL	1.05V
VCCA_SM_#	1.05V
VCCA_HPLL	1.05V
VCCA_MPLL	1.05V
VCCA_SM_CK_#	1.05V
VCCA_PEG_PLL	1.05V
VCC_AXF_#	1.05V
VCCD_HPLL	1.05V


PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH POWER	1A
Date	Monday, July 12, 2010	Sheet 10 of 43






Weak integrated PD on the HDA SDOUT pin.




Pjt: BCBAT54CZ04
Ons: BCBAT54CZ70




PU/PD

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect			This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU			
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description	14 
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	0	0	RSVD	
			0	1	Enter XOR Chain	
			1	0	Normal operation(Default)	
			1	1	Set PCIe port config bit 1	








Pin Name	Strap description	Sampled	Configuration			PUPD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	



DDR3 (DDR)

STD H=4.0 MM	QCI P/N
LTK	DGMK4000004
FOX	DGMK4000117

16




PROJECT : ZQ5
Quanta Computer Inc.



Size	Document Number DDR3 DIMM-0(H=5.2)	Rev 1A
Date	Monday, July 12, 2010	Sheet 16 of 43

STD H=8.0 MM	QCI P/N
LTK	DGMK4000097
FOX	DGMK4000130

The diagram illustrates the PCB layout for three memory modules, showing their connection to the system's power and signal lines. The modules are labeled as follows:

- CN10A: PC2100 DDR3 SDRAM SO-DIMM (204P)**
 - Pin 1: M_B_A0
 - Pin 2: M_B_A1
 - Pin 3: M_B_A2
 - Pin 4: M_B_A3
 - Pin 5: M_B_A4
 - Pin 6: M_B_A5
 - Pin 7: M_B_A6
 - Pin 8: M_B_A7
 - Pin 9: M_B_A8
 - Pin 10: M_B_A9
 - Pin 11: M_B_A10
 - Pin 12: M_B_A11
 - Pin 13: M_B_A12
 - Pin 14: M_B_A13
 - Pin 15: M_B_A14
 - Pin 16: M_B_A15
 - Pin 17: M_B_DQ0
 - Pin 18: M_B_DQ1
 - Pin 19: M_B_DQ2
 - Pin 20: M_B_DQ3
 - Pin 21: M_B_DQ4
 - Pin 22: M_B_DQ5
 - Pin 23: M_B_DQ6
 - Pin 24: M_B_DQ7
 - Pin 25: M_B_DQ8
 - Pin 26: M_B_DQ9
 - Pin 27: M_B_DQ10
 - Pin 28: M_B_DQ11
 - Pin 29: M_B_DQ12
 - Pin 30: M_B_DQ13
 - Pin 31: M_B_DQ14
 - Pin 32: M_B_DQ15
 - Pin 33: M_B_DQ16
 - Pin 34: M_B_DQ17
 - Pin 35: M_B_DQ18
 - Pin 36: M_B_DQ19
 - Pin 37: M_B_DQ20
 - Pin 38: M_B_DQ21
 - Pin 39: M_B_DQ22
 - Pin 40: M_B_DQ23
 - Pin 41: M_B_DQ24
 - Pin 42: M_B_DQ25
 - Pin 43: M_B_DQ26
 - Pin 44: M_B_DQ27
 - Pin 45: M_B_DQ28
 - Pin 46: M_B_DQ29
 - Pin 47: M_B_DQ30
 - Pin 48: M_B_DQ31
 - Pin 49: M_B_DQ32
 - Pin 50: M_B_DQ33
 - Pin 51: M_B_DQ34
 - Pin 52: M_B_DQ35
 - Pin 53: M_B_DQ36
 - Pin 54: M_B_DQ37
 - Pin 55: M_B_DQ38
 - Pin 56: M_B_DQ39
 - Pin 57: M_B_DQ40
 - Pin 58: M_B_DQ41
 - Pin 59: M_B_DQ42
 - Pin 60: M_B_DQ43
 - Pin 61: M_B_DQ44
 - Pin 62: M_B_DQ45
 - Pin 63: M_B_DQ46
 - Pin 64: M_B_DQ47
 - Pin 65: M_B_DQ48
 - Pin 66: M_B_DQ49
 - Pin 67: M_B_DQ50
 - Pin 68: M_B_DQ51
 - Pin 69: M_B_DQ52
 - Pin 70: M_B_DQ53
 - Pin 71: M_B_DQ54
 - Pin 72: M_B_DQ55
 - Pin 73: M_B_DQ56
 - Pin 74: M_B_DQ57
 - Pin 75: M_B_DQ58
 - Pin 76: M_B_DQ59
 - Pin 77: M_B_DQ60
 - Pin 78: M_B_DQ61
 - Pin 79: M_B_DQ62
 - Pin 80: M_B_DQ63
- CN10B: PC2100 DDR3 SDRAM SO-DIMM (204P)**
 - Pin 1: VDD1
 - Pin 2: VDD2
 - Pin 3: VDD3
 - Pin 4: VDD4
 - Pin 5: VDD5
 - Pin 6: VDD6
 - Pin 7: VDD7
 - Pin 8: VDD8
 - Pin 9: VDD9
 - Pin 10: VDD10
 - Pin 11: VDD11
 - Pin 12: VDD12
 - Pin 13: VDD13
 - Pin 14: VDD14
 - Pin 15: VDD15
 - Pin 16: VDD16
 - Pin 17: VDD17
 - Pin 18: VDD18
 - Pin 19: VDDSPD
 - Pin 20: NC1
 - Pin 21: NC2
 - Pin 22: NCTEST
 - Pin 23: EVENT#
 - Pin 24: RESET#
 - Pin 25: VREF_DQ
 - Pin 26: VREF_CA
 - Pin 27: VSS1
 - Pin 28: VSS2
 - Pin 29: VSS3
 - Pin 30: VSS4
 - Pin 31: VSS5
 - Pin 32: VSS6
 - Pin 33: VSS7
 - Pin 34: VSS8
 - Pin 35: VSS9
 - Pin 36: VSS10
 - Pin 37: VSS11
 - Pin 38: VSS12
 - Pin 39: VSS13
 - Pin 40: VSS14
 - Pin 41: VSS15
 - Pin 42: VSS16
 - Pin 43: VSS17
 - Pin 44: VSS18
 - Pin 45: VSS19
 - Pin 46: VSS20
 - Pin 47: VSS21
 - Pin 48: VSS22
 - Pin 49: VSS23
 - Pin 50: VSS24
 - Pin 51: VSS25
 - Pin 52: VSS26
 - Pin 53: VSS27
 - Pin 54: VSS28
 - Pin 55: VSS29
 - Pin 56: VSS30
 - Pin 57: VSS31
 - Pin 58: VSS32
 - Pin 59: VSS33
 - Pin 60: VSS34
 - Pin 61: VSS35
 - Pin 62: VSS36
 - Pin 63: VSS37
 - Pin 64: VSS38
 - Pin 65: VSS39
 - Pin 66: VSS40
 - Pin 67: VSS41
 - Pin 68: VSS42
 - Pin 69: VSS43
 - Pin 70: VSS44
 - Pin 71: VSS45
 - Pin 72: VSS46
 - Pin 73: VSS47
 - Pin 74: VSS48
 - Pin 75: VSS49
 - Pin 76: VSS50
 - Pin 77: VSS51
 - Pin 78: VSS52
- CN10C: DDR3-DIMM1**
 - Pin 1: DIMM1_SA0
 - Pin 2: DIMM1_SA1
 - Pin 3: DIMM1_SA2
 - Pin 4: DIMM1_SA3
 - Pin 5: DIMM1_SA4
 - Pin 6: DIMM1_SA5
 - Pin 7: DIMM1_SA6
 - Pin 8: DIMM1_SA7
 - Pin 9: DIMM1_SA8
 - Pin 10: DIMM1_SA9
 - Pin 11: DIMM1_SA10
 - Pin 12: DIMM1_SA11
 - Pin 13: DIMM1_SA12
 - Pin 14: DIMM1_SA13
 - Pin 15: DIMM1_SA14
 - Pin 16: DIMM1_SA15
 - Pin 17: DIMM1_SA16
 - Pin 18: DIMM1_SA17
 - Pin 19: DIMM1_SA18
 - Pin 20: DIMM1_SA19
 - Pin 21: DIMM1_SA20
 - Pin 22: DIMM1_SA21
 - Pin 23: DIMM1_SA22
 - Pin 24: DIMM1_SA23
 - Pin 25: DIMM1_SA24
 - Pin 26: DIMM1_SA25
 - Pin 27: DIMM1_SA26
 - Pin 28: DIMM1_SA27
 - Pin 29: DIMM1_SA28
 - Pin 30: DIMM1_SA29
 - Pin 31: DIMM1_SA30
 - Pin 32: DIMM1_SA31
 - Pin 33: DIMM1_SA32
 - Pin 34: DIMM1_SA33
 - Pin 35: DIMM1_SA34
 - Pin 36: DIMM1_SA35
 - Pin 37: DIMM1_SA36
 - Pin 38: DIMM1_SA37
 - Pin 39: DIMM1_SA38
 - Pin 40: DIMM1_SA39
 - Pin 41: DIMM1_SA40
 - Pin 42: DIMM1_SA41
 - Pin 43: DIMM1_SA42
 - Pin 44: DIMM1_SA43
 - Pin 45: DIMM1_SA44
 - Pin 46: DIMM1_SA45
 - Pin 47: DIMM1_SA46
 - Pin 48: DIMM1_SA47
 - Pin 49: DIMM1_SA48
 - Pin 50: DIMM1_SA49
 - Pin 51: DIMM1_SA50
 - Pin 52: DIMM1_SA51
 - Pin 53: DIMM1_SA52
 - Pin 54: DIMM1_SA53
 - Pin 55: DIMM1_SA54
 - Pin 56: DIMM1_SA55
 - Pin 57: DIMM1_SA56
 - Pin 58: DIMM1_SA57
 - Pin 59: DIMM1_SA58
 - Pin 60: DIMM1_SA59
 - Pin 61: DIMM1_SA60
 - Pin 62: DIMM1_SA61
 - Pin 63: DIMM1_SA62
 - Pin 64: DIMM1_SA63
 - Pin 65: DIMM1_SA64
 - Pin 66: DIMM1_SA65
 - Pin 67: DIMM1_SA66
 - Pin 68: DIMM1_SA67
 - Pin 69: DIMM1_SA68
 - Pin 70: DIMM1_SA69
 - Pin 71: DIMM1_SA70
 - Pin 72: DIMM1_SA71
 - Pin 73: DIMM1_SA72
 - Pin 74: DIMM1_SA73
 - Pin 75: DIMM1_SA74
 - Pin 76: DIMM1_SA75
 - Pin 77: DIMM1_SA76
 - Pin 78: DIMM1_SA77
 - Pin 79: DIMM1_SA78
 - Pin 80: DIMM1_SA79
 - Pin 81: DIMM1_SA80
 - Pin 82: DIMM1_SA81
 - Pin 83: DIMM1_SA82





Item	Quanta P/N
Park	AJ077400T08
Robson	AJ007740T02



Quanta Computer Inc.
PROJECT : ZQ5

Size	Document Number	Rev
	Madison/Park M2-PCIE I/F	1A
Date:	Monday, July 12, 2010	Sheet 18 of 45

GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => dGPU_PWROK

1.8V GPIO

NC on Park

NC on Park

5/5 Add

Channel D N.C for Park-M2

EV@MadisonPark_M2

5/6 modify

EV LVDS_VDDEN R150 EV@10K 4

EV LVDS_BRIGHT R158 EV@10K 4

EV LVDS_BLOK R160 EV@10K 4

3.3V GPIO

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

1.8V GPU

EV@MadisonPark_M2

<http://laptop-motherboard-schematic.blogspot.com/>


HDMI

DDC AUX4 NC for Park_M2

LVDS


CRT

DDC AUX7 NC for Park_M2





PIN STRAPS(VGA)



ROM Table	
Size of the primary memory apertures	CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
32 MB	011

ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

23

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	1	
ROMIDCFG(2:0)	GPIO[13:11]	Primary Memory Aperture size requested at PCI Configuration	001	table 3-35
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM(VGA)




Thermal Sensor(VGA)

5/6 modify


Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
			1	0	1
Samsung					
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128M*16)	0	0	1





RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.



Quanta Computer Inc.
PROJECT : ZQ5

Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Monday, July 12, 2010	Sheet 23 of 45




CRT Switch


IV@ -> iGPU only
EV@ -> dGPU only

iGPU only

4/16
dGPU only




CRT




LVDS


iGPU only 5/11 Swap net




dGPU only 5/11 Swap net




5/6 Modify



LCD_ON (LCD Power)




Backlight Control



Brightness




Lid Switch (HSR)





CCD

5/6 Modfiy




iGPU HDMI LEVEL SHIFTER

IV@ --> iGPU only
EV@ --> dGPU only




SDVO I2C Control




GPU Switchable Graphic HDMI source

To Discrete



Close to HDMI connector


From Discrete



Close to NB couple cap & PCIE RESARRAY


HDMI connector

~~updatefootprint~~ 4/19 ZQ2




	PROJECT : ZQ5 Quanta Computer Inc.		
	Size	Document Number HDMI (PS8101)	Rev 1A
	Date:	Monday, July 12, 2010	Sheet 26 of 43


SATA HDD(HDD)




SATA ODD(ODD)



FAN(THM)



TP CONN




PROJECT : ZQ5
Quanta Computer Inc.


Size	Document Number	Rev
HDD/ODD/LED/SW/TP/FAN/MMB	1A	
Date:	Monday, July 12, 2010	Sheet 27 of 43

MINI-CARD(MPC)


4/21 change footprint andy(ZYD) H=7.0




Bluetooth (BTM-3.0)



Bluetooth (BTM-2.1)





EXT. USB(USB)



INT. USB(USB)






updatefootprint 4/19 ZQ2



PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number MINI/USB/BT/HOLE	Rev 1A
Date:	Monday, July 12, 2010	Sheet 28 of 4

<http://laptop-motherboard-schematic.blogspot.com/>







PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC663&888/MDC	1A
Date:	Monday, July 12, 2010	Sheet 29 of 43


MIC




Internal Speaker




HP/SPDIF




 PROJECT : ZQ5 Quanta Computer Inc.		
Size	Document Number	Rev
	AMP /AUDIO JACK CONN	1A
Date:	Monday, July 12, 2010	Sheet 30 of 43



LAN POWER



EEPROM



EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

<http://laptop-motherboard-schematic.blogspot.com/>




PROJECT : ZQ5
Qanta Computer Inc.

Size	Document Number	Rev
	GLAN BCM57780	1A
Date:	Monday, July 12, 2010	Sheet 31 of 43

TRANSFORMER


4/27 modify it

32




4/21 change Part number
DB0Z06LAN00 (follow Z08)

RJ45 Conn



For EMI



<http://laptop-motherboard-schematic.blogspot.com/>




PROJECT : ZQ5
Quanta Computer Inc.


Size	Document Number	Rev
	LAN Transformer and RJ45	1A
Date:	Monday, July 12, 2010	Sheet 32 of 43

33

```
Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input
```




Main	DFHS11FR011
Second	DFHS11FR033




5/10 Del R40001

Close to CN14 pin 14 & pin23
4.7u CAP close to pin23





5/10 change Card Redaer conn
footpirnt sdcard-sdsn09-08-xa-11p-smt




Close to connector



(OTH)




5/21 Modify



5/25 Modify



5/21 Modify








7/08 Add for ME.





7/08 Modify for ESD issue.




		PROJECT : ZQ5 Quanta Computer Inc.	
Size	Document Number	Rev	
	MINI/USB/BT/HOLE	1A	
Date:	Monday, July 12, 2010	Sheet	34 of 43








[PWM]



$$\begin{aligned} \text{TON} &= 3.85\text{p} \cdot \text{RTON} \cdot \text{Vout} / (\text{Vin} - 0.5) \\ \text{Frequency} &= \text{Vout} / (\text{Vin} \cdot \text{TON}) \\ \text{TON} &= 3.85\text{p} \cdot 1\text{M} \cdot 1 / (\text{Vin} - 0.5) \\ \text{Frequency} &= 1 / (0.0036767) = 272\text{K} \end{aligned}$$

$$\begin{aligned} \text{L(ripple current)} &= (19 - 1.05) \cdot 1.05 / (1\text{u} \cdot 272\text{k} \cdot 19) \\ &\sim 3.647\text{A} \end{aligned}$$


$$\begin{aligned} \text{RILIM} &= 4.3\text{mohm} \cdot 20 - 1.823 / 20\text{uA} = 3.907\text{Kohm} \\ \text{I(choke)peak} &= 23.647\text{A} \end{aligned}$$




PROJECT : ZQ5
Quanta Computer Inc.



Size	Document Number	Rev
	+1.05V (UP6111A)	1A
Date:	Monday, July 12, 2010	Sheet 38 of 43










AMD Park VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V



PROJECT : ZQ5


Quanta Computer Inc.

Size	Document Number	Rev
	VCCP 1.8V(UP6111A)	1A
Date:	Monday, July 12, 2010	Sheet 42 of 43



PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	GPU_POWER	1A
Date:	Monday, July 12, 2010	Sheet 43 of 43



 PROJECT : ZQ5 Quanta Computer Inc.		
Size	Document Number	Rev
	Thermal Protection	1A
Date:	Monday, July 12, 2010	Sheet 44 of 43

MODEL: REV		CHANGE LIST			MODEL		ZR6 MB	
					PAGE	FROM	TO	
ZQ5 MB	A	First release			1	1A		
					2	1A		
					3	1A		
					4	1A		
					5	1A		
					6	1A		
					7	1A		
					8	1A		
					9	1A		
					10	1A		
					11	1A		
					12	1A		
					13	1A		
					14	1A		
					15	1A		
					16	1A		
					17	1A		
					18	1A		
					19	1A		
					20	1A		
					21	1A		
					22	1A		
					23	1A		
					24	1A		
					25	1A		
					26	1A		
					27	1A		
					28	1A		
					29	1A		
					30	1A		
					31	1A		
					32	1A		
					33	1A		
					34	1A		
					35	1A		
					36	1A		
					37	1A		
					38	1A		
					39	1A		
					40	1A		
			41	1A				
			42	1A				
			43	1A				
			44	1A				
			45	1A				