



ZH6 Block Diagram



ZH6 Power On Sequence



*Note: EC will sampling SUSB# & SUSC# every 5ms.

AMD SB710 SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN)
SB710 SDATA0/SCLK0 (+3V)	V	V	V
SB710 SDATA1/SCLK1 (+3V_S5)			
Power Plane	+3V	+3V	+3V
MOS CKT	Reserve	Reserve	Reserve


BOM naming rule

Items	Function	Name	Description
1	3G Module	3G@	
2	HDT debug function	HDT@	
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			


EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM
EC775 SDATA1/SCLK1 (+3VPCU)	V		
EC775 SDATA2/SCLK2 (+3VPCU)		V	
EC775 SDATA3/SCLK3 (+3VPCU)			V
EC775 SDATA4/SCLK4 (+3VPCU)			
Power Plane	+3VPCU	+3V	+3VPCU
MOS CKT	X	X	X

Clock Generator(CLK)





CLOCKS name	UMA	DISCRETE	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	RP49 STUFF	RP49 STUFF	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP48 NC	RP48 STUFF	to M86-M external reference clock
NBGP_X_CLKP NBGP_X_CLKN	RP43 NC	RP43 NC	to NB for RX780 for PCIe2 interface reference clock only RS780 is internal share with AC-LINK clock, RS780 not need
SBLINK_CLKP SBLINK_CLKN	RP51 STUFF	RP51 STUFF	to NB for AC-LINK reference clock



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock



RES CHIP 130 1/16W +1%(0402)L-F -->CS11302FB15
RES CHIP 158 1/16W +1%(0402) -->CS11582FB00
RES CHIP 90.9 1/16W +1%(0402) -->CS09092FB15
RES CHIP 82.5 1/16W +1%(0402) -->CS08252FB11

RX780	RS780
1.8V	1.1V
Ra	82.5R
Rb	130R
	90.9R

<http://hobi-elektronika.net>



Power name	Description	Voltage
VLDT_A/B	HyperTransport I/O ring power supply	1.2V

<http://hobi-elektronika.net>



Quanta Computer Inc.

PROJECT : ZH6

TURION 64 HT I/F




Size	Document Number	Rev
Date:	Monday, August 24, 2009	1A
Sheet	4	of 33

Processor DDR2 Memory Interface






<http://hobi-elektronika.net>


PROCESSOR POWER AND GROUND(CPU)

Athlon 64 S1
Processor Socket

BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs



Power name	Description	Voltage
VDD	Core power supply	1.05V
VDDIO	DDR SDRAM I/O ring power supply	1.8V

<http://hobi-elektronika.net>


**Quanta Computer Inc.**


PROJECT : ZH6

TURION 64 PWR & GND

Rev	1A
-----	----





Date: Monday, August 24, 2009 Sheet 7 of 33

[illegible]



RS780(CLG)

RX780: Powered from the 1.8-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.
RS780: Powered from the 3.3-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.



Enables Debug Bus access through memory T/O pads and GPIO.
0: Enable RS780, Default
1: Disable RS780
(RS780 use VSYNC#)


VS_{SYNC} R97 3K_4 +3V

Indicates if memory Side port is available or not
0: available RS780, Default
1: Not available RS780
(RS780 use HSYNC#)

HS_{SYNC} R99 3K_4 +3V

For external EEPROM Debug only

STRP_{DATA} R95 10K/F_4 +3V




<http://hobi-elektronika.net>

[illegible]

RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDLTP18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDLTP33	NC	NC



Quanta Computer Inc.

PROJECT : ZH6



RS780MN-POWER 4/4

Date: Monday, August 24, 2009 Sheet 12 of 33

Rev
1A

RS710(CLG)

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U600








Quanta Computer Inc.








PROJECT : ZH6

Size	Document Number	Rev
	SB710-PCIE/CPU/LPC 1/4	1A
Date:	Monday, August 24, 2009	Sheet 13 of 33



SB710(GLC)




To Azalia



SB710(GLC)









OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

It must ready
refofe RSMRST#



REQUIRED STRAPS




GPIO16 GPIO17

TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS

SB710 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD29	PCI_AD30
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED		
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS		RESERVED	RESERVED

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




Quanta Computer Inc.
PROJECT : ZH6


Size Document Number
SB710-STRAPS/PWRGD
Date: Monday, August 24, 2009 Sheet 17 of 33 Rev 1A

<http://hobi-elektronika.net>


Panel Power(LDS)




Backlight(LDS)




HALL SENSOR (HSR)




LVDS Connector(LDS)



CAMERA Module (CMOS sensor)(CCD)




CRT (CRT)




<http://hobi-elektronika.net>


MINI-CARD WLAN(MPC)



MINI-CARD 3G(MNC)



SIM CARD(RFM)




Quanta Computer Inc.
PROJECT : ZH6

Size	Document Number	Rev
	Mini-Card/WL/3G/SIM	1A
Date:	Monday, August 24, 2009	Sheet 20 of 33



2.5" SATA HDD OR SSD(HDD)

Check SATA HDD in AVL for +3V




Audio, Cardreader ,Kill SW DB (AMP)


lpin=0.5A (ACES)




5VUSB_DB	USB_PWR	2A	2A
+3V	Card reader	250mA	275mA



(USB)




Please reserve Cin = 1uF(stuff), Cout = 10uF(don't stuff) for Richtek RT9711BPFP
Please reserve Cin = 4.7uF(stuff), Cout = 10uF(don't stuff) for GNT solution




Placed common mode chokes within 1.0" of the USB connectors

Display Port (DPP)





<http://hobi-elektronika.net>


Keyboard(KBC)




LAN , USBx2 D/B CONNECTER(LAN)




T/P(TPD)



BT(BTM)



LED(UIF)



<http://hobi-elektronika.net>




Quanta Computer Inc.

PROJECT : ZH6

Size	Document Number	Rev 1A
TP/ USB/ KB / LED		
Date: Monday, August 24, 2009	Sheet 22 of 33	


(KBC)



I/O ADDRESS SETTING(KBC)

	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware


SM BUS PU(KBC)



ACER ID(KBC)




SPI FLASH(KBC)



1/13 Confirm by vendor mail : **W25X80AVSSIG**
If the Southbridge enables 'Long Wait Abort' by default, the
flash device should be 50MHz (or faster)


HWPG(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)



(KBC)



Thermistor(THM)




Quanta Computer Inc.







PROJECT : ZH6

Size	Document Number WPCE775L & FLASH	Rev 1A
Date:	Monday, August 24, 2009	Sheet 23 of 33


65W Yellow DFPJ05MR007




MAIND 28.30
SUSD 30



<http://hobi-elektronika.net>





$$TON = 3.85p \cdot RTON \cdot Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin \cdot TON)$$

$$TON = 3.85p \cdot 1M \cdot 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

$$AO4710 \text{ Rdson} = 11.7 \sim 14.2m\Omega$$

$$L(\text{ripple current}) = (19-1) \cdot 1 / (1\mu \cdot 272k \cdot 19) \sim 3.483A$$

$$14.2m \cdot 10 = R_{ILIM} \cdot 20\mu A$$


$$R_{ILIM} = 7.1K (7.5K)$$



Quanta Computer Inc.

PROJECT : ZH6

Size	Document Number	Rev
	NB CORE(RT8202A)	1A
Date:	Wednesday, August 26, 2009	Sheet 27 of 33



$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$





AO4932 Rds=16~19.6mOhm

$$L(ripple\ current) = (19 - 1.1) * 1.1 / (2.2u * 272k * 19)$$

$$\sim 1.732A$$


$$19.6m * 4 = RILIM * 20uA$$

$$RILIM = 3.92K (4.32K)$$




6/18 Add


20 MAINON_ON_G




6/15 remove +1.1V




<http://hobi-elektronika.net>



 Quanta Computer Inc. PROJECT : ZH6		Rev
		1A
Size	Document Number	Thermal protect
Date:	Tuesday, August 25, 2009	Sheet 31 of 33



EMI



Quanta Computer Inc.
PROJECT : ZH6

Size	Document Number	Rev
	HOLE /EMI	1A
Date:	Tuesday, August 25, 2009	Sheet 32 of 33

Model	REV	DATE	CHANGE LIST	NOTE
ZH6		20090326	Page 30: Evan Wang add a Power source of +1.1V Page 22: add LED circuit	
		20090331	Page 3: add R5349-5356 & C32455	
		20090401	Page 20 : add LASSO circuit	
		20090402	Page 23 : remove WLAN LED and SW conn circuit Page 22 : remove LED circuit Page 19 : Change AMPLIFIER G1453L to G1431P2U circuit	
		20090403	Page 23 : add CN5021 LAN conn circuit Page 22 : Modify CN7 USB ,LAN circuit to LED , Kill SW circuit Page 18 : add HALL SENSOR circuit	
		20090406		
		20090408	Page 23 : CN4 4Pin change to 6Pin Page 08 : add CN5022 SO-DIMM circuit Page 19 : Change codec ALC272 to ALC269	
		20090410	Page 20 : Change LAN RTL8103L to AR8131 Page 20 : Change SATA CONN to 10 pin (85203-10021)	
		20090413	Page 23 : add CAPS,SATA,NUM LED circuit Page 20 : remove LAN chip (AR8131) circuit to DB board	
		20090414		
		20090416	Page 18 : Change LVDS CONN CN1 Pin define Page 11 : remove R2368,R2073 Page 09 : remove C57 & change R34 to 6ohm	
		20090420	Page 21 : add EMI CAP C32554-C32562 Page 22 : add EMI CAP C32563-C32570 Page 23: add BT_SW and WL/3G_SW circuit` (SW1,SW2,R5438,R5437,C79,C80,C82)	
		20090423	Page 32 : add EMI CAP PC5042-PC5049 for EMI Page 19 : modify SPDIF pin place Page 14 : modify USB port define	
		20090423	Page 21 : Modify CN7 +3VFCU to +5VFCU	
		20090427	Page 05 : add CAP C32574,C32575	
		20090429	Page 23 : remove S2 ,EC_PROCHOT ,INT_LVDS_DIGON&INT_LVDS_BLOC singal Page 21: CN5024 modify pin define Page 22: change CAP ,NUM LED lamp input voltage to +3V	
		20090611	Page 12: Add C164 for VDDHTTX noise reduction Page 14: Lasso_Present reserve U7.B8 in SB	
		20090615	Page 17: Add U16 for NE_FWRGD_IN glitch issue Page 21: change HDD connector to cable type	
		20090712	Page 6: Add R104 for VRM_FWRGD pull high Page 19: Change codec to ALC272 Page 23: Change R184 to 2.2ohm for ESD solution	
		20090824	Page 32: Reserve BCL-EC6 for RF noise reduction Page 27: Add PR174 for IC EOS issue Page 29: Add PR175 for IC EOS issue	

<http://hobi-elektronika.net>