



ZRJ BLOCK DIAGRAM




N12P-GE Power Up Sequence



N12P-GE Power up Sequence

tINVDD>0
tINV-IFPAB_IOVDD>0
tINV-FBVDDQ>0


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

MS15-UMA Power-ON Sequence




System Power Sequence


T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO EC_PWRBTN# = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO EC_PWROK = 10ms (HWPG NEED TO BE HIGH at that time)
T5: MAINON to MAINON2 = 500us
T6: EC_PWROK to UNCOREPWROGOOD = 2ms(Min)
T7: SUS_STAT# to PLTRST# = 60us(Min)
T8: SYS_PWROK to SUS_STAT# = 1ms(Min)
T9: +VCC_CORE to IMVP_PWRGD = 5ms(Max)
T10: VRON to accept SVID command. = 5ms(Max)




Quanta Computer Inc.
PROJECT : ZRJ



Sandy Bridge Processor (CLK,MISC,JTAG) 04





Processor pull-up(CPU)




Sandy Bridge Processor (DDR3)


05



Sandy Bridge Processor (GRAPHIC POWER)





SVID ALERT



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)


07



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




Quanta Computer Inc.

PROJECT : ZRJ3



Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Monday, December 20, 2010	Sheet 7 of 41

Cougar Point (DMI, FDI, PM)


U28C





Cougar Point (LVDS, DDI)



PCH Pull-high/low(CLG)



System PWR_OK(CLG)




```
On Die DSW VR Enable
```

High = Enable (Default)

Low = Disable

09



[28]	ACZ_BITCLK	R343	33 4	ACZ_BITCLK R
[28]	ACZ_SYNC	R347	33 4	ACZ_SYNC R
[28]	ACZ_RST#	R364	33 4	ACZ_RST# R
[28]	ACZ_SDOUT	R597	33 4	ACZ_SDOUT R

PCB SPI_CS#
PCB SPI_CLK
PCB SPI_SI
PCB SPI_SO

R533
R529
R530
R538

*short_4
*short_4
*short_4
*short_4

PCB SPI1_CLK_R
PCB SPI1_SI_R
PCB SPI1_SO_R

U27
CE#
SCK
SI
SO
HOLD#
VDD
VSS
WP#
SPI Flash


1
2
3
4
5
6
7
8

+3V
GND
GND
GND
GND
GND
GND
GND

C720
22pF50V_4

C724
0.1u10V_4



REV: B modify footprint



Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI *</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										

Cougar Point -M (PCI-E, SMBUS, CLK)

Cougar Point -M (PCI, USB, NVRAM)



Cougar Point (GPIO, VSS_NCTF, RSVD)



11



	DGPU_PRSENT# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot


0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)
1 = GPU power is control by H/W (pure Discrete SKU)

GPIO Pull-up/Pull-down(CLG)



SV_SET_UP

High = Strong (Default)



SGPIO



MFG-TEST



FDI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated
to same voltage

DMI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to
same voltage (DC Coupling Mode)
(DEFAULT)

BIOS RECOVERY

High = Disable (Default)
Low = Enable




Quanta Computer Inc.
PROJECT : ZRJ



Size	Document Number	Rev
	Cougar Point 4/6	1A

Date: Saturday, January 22, 2011 Sheet 11 of 41

Cougar Point-M (POWER)







IBEX PEAK-M (GND)




DDR_STD (DDR)


14



DDR_RVS(DDR)




CAD Note: All VREF traces should have 10 mil trace width



02/23 Remove 0ohm to GND

Place these Caps near So-Dimm1.





	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		




Quanta Computer Inc.
PROJECT : ZRJ

Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Saturday, January 22, 2011	Sheet 15 of 41







	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	N12P-6S	N12P-6V
ROM_S0	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001	1001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010	1000
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0100	0000
STRAP3	SOR_EXPOSED[3]	SOR_EXPOSED[2]	SOR_EXPOSED[1]	SOR_EXPOSED[0]	TBD	XXXX
STRAP4	Reserve	Reserve	PCI_MAX_SPEED	DP_PLL_VD03	TBD	0001

	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111


VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
* 0x3(0011)	900MHz 512MB(64M*16) Samsung	AKD5LGHT500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKD5LZW7W01	AKD5LZW7W00	H5TQ1G63BFR-11C
0x6(0110)	800MHz 1GB(128M*16) Hynix	AKD5MGGT500	AKD5MGGTW01	H5TQ2G63BFR-12C
0x7(0111)	800MHz 1GB(128M*16) Samsung	AKD5MGGT501	AKD5MGGT502	K4W2G1646B-HC12

```
4.99K/F_4 ==> CS24992FB26
10K/F_4 ==> CS31002FB26
15K/F_4 ==> CS31502FB24
20K/F_4 ==> CS32002FB29
30.1K/F_4 ==> CS33012FB18
35.7K/F_4 ==> CS33572FB13
45.3K/F_4 ==> CS34532FB18
```

	Register value
ROM_SO	N12P-GS 10k pull down; N12P-GV 10K pull up.
ROM_SCLK	N12P-GS need 15K pull up; N12P-GV need 5K pull up
ROM_SI	1G: Hynix =15K pull down ,Samsung =20k pull down 2G: Hynix =35K pull down ,Samsung =45k pull down
STRAP0	N12P-GS and N12P-GV both 45K pull high
STRAP1	N12P-GS and N12P-GV both 35k pull down
STRAP2	N12P-GS need 25K pull down; N12P-GV need 5K pull down
STRAP3	STRAP3 need 15K pull down by R3513.
STRAP4	STRAP4 need 10K pull down by R3519.





ROM_SI Strap Bit for RAM Mapping





N11P-GE1 DevID is 0x0DFE, so pull up
ROM_SCLK with 15Kohm and STRAP2
pull up 35Kohm

GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	N/A	
3	OUT	N/A	
4	OUT	N/A	
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL






CHANNEL A: 512MB/1024MB DDR3



Placement has to be close to VRAM








PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND FLOOD WHICH IS CONTROLLED BY THE FET
AVOID STUBS TO ALL DIFFERENTIAL TRACES



	EV@	IV@
SP@	500 ohm	680 ohm

EXT-HDMI




INT-HDMI

PLACE AC CAP
CLOSE TO CONNECTOR




For UMA / Optimus HDMI function


EMI



For DIS Only



HDMI CONN




Quanta Computer Inc.


PROJECT : ZRJ

Size	Document Number	Rev
	CRT CONN/HDMI	1A
Date:	Saturday, January 22, 2011	Sheet 23 of 41


CRT Switch




CRT




LVDS Switch




LVDS





LCD Power




Backlight Control












RJ45(LAN)




26




The diagram illustrates the USB3.0 interface for the CN12 module. It shows the connection of various signals between the module and the system. Power pins include +3V_MINI2, +1.5V_3G, and +3V_MINI2. Signal pins include PLTRST#, CLK_PCI_LPC, CL_RST1#, CL_DATA1, CL_CLK1, PCIE_TX3+_3G, PCIE_TX3-_3G, PCIE_RX3+_3G, PCIE_RX3-_3G, CLK_PCIE_3GP, CLK_PCIE_3GN, PCIE_CLKREQ_3G#, GND, WAKE#, UIM_C4, UIM_C8, UIM_VPP, UIM_RST, UIM_CLK, UIM_DATA, UIM_PWR, and +1.5V. The module is connected to a 3G@67910-0002 module. The diagram also shows the connection of the 3G@67910-0002 module to the system, including the 3G_LED#, USBP13+, USBP13-, SMB_RUN_DAT, SMB_RUN_CLK, PLTRST#, 3G_EN, LFRAME#, LAD3, LAD2, LAD1, LAD0, and UIM_PWR pins.





ODD (SATA)



ODD Power (SATA)



2.5" SATA HDD



Quanta Computer Inc.
PROJECT : ZRJ

Size	Document Number	Rev
	HDD/ HOLE	1A
Date:	Saturday, January 22, 2011	Sheet 27 of 41

<MMC>










<MMC>



20

USB 2.0 (BTB)

30



BT NUT




Quanta Computer Inc.



PROJECT : ZRJ

Size	Document Number	Rev
	USB2.0 Board (Dual Way)	1A
Date:	Monday, January 24, 2011	Sheet 30 of 41


TouchPad (TPD)




Bluetooth (BTM)




Keyboard (KBC)




LEDs (UIF)




Buttons (UIF)





FAN (THM)




Finger-Printer CONN.









Awen_12/13

+5VPCU
5 Volt +/- 5%
TDC : 5.625A
PEAK : 7.5A
OCP : 9A
Width : 240mil

Rev
1A

OCP:9A
L(ripple current)
=(9-5)*5/(2.2u*0.4M*9)
~2.525A
Iocp=7-(2.525/2)=5.74
Vth=5.74*14.2mohm=0.081V
R(ILM)=0.8147*10/5uA=162.941K

TDC : 1.5A
PEAK : 2A
Width : 60mil

TDC : 3.38A
PEAK : 4.5A
Width : 140mil


TDC : 4.05A
PEAK : 5.4A
Width : 160mil

TDC : 0.3A
PEAK : 0.4A
Width : 20mil

+3VPCU
3.3 Volt +/- 5%
TDC : 6.5A
PEAK : 8.5A
OCP : 10A
Width : 260mil

Awen_12/13

SYS_HWPG [32]




	UMA (1V@) / Muxless (MS@)	External VGA (EV@)
PR196	NC	Populated
PR85	100K/F.4 (CS41002FB28)	200K/F.4 (CS42002FB12)
PR82	130K/F.4 (CS41302FB00)	NC
PR184	158K/F.4 (CS41582FB14)	NC
PR182	5.62K/F.4 (CS25622FB18)	1K/F.4 (CS21002FB24)
PR99	Populated	NC
PR198	Populated	NC

[PWM]

+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.375A
PEAK : 0.5A
Width : 10mil

+1.5V_SUS
1.5 Volt +/- 5%
TDC : 13.79A
PEAK : 18.4A
OCP : 20A
Width : 560mil



L(ripple current)
=(9-1.5)*1.5/(2.2u*400k*9)
~1.42A
Vtrip= (15-0.71)*4.3mohm=0.06145V
RILIM=Vtrip/10u=6.144K

$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

+1.5V
1.5 Volt +/- 5%
TDC : 0.38A
PEAK : 0.5A
Width : 25mil

	S3	S5	+1.5V_SUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




Quanta Computer Inc.
PROJECT : ZRJ


Size Document Number
DDR 1.5V(TPS51116)
Date: Saturday, January 22, 2011 Sheet 37 of 41 Rev 1A

NV VID Table for N12P-GV			
GPU_VID1	GPU_VID2	GPU_VID3	+VGPU_CORE
0	0	0	1.025V
1	0	0	1
0	1	0	0.9V
1	1	1	0.85V(Boot)

N12P-GV resistor change table			
R1	32.4K	CS33242FB19	
R2	19.1K	CS31912FB15	
R3	487K	CS44872FB19	
R4	86.6K	CS38621FB16	
R5	267K	CS42672FB16	




VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



VCCSA
0.9 Volt +/- 5%
TDC : 4.5A
PEAK : 6A
Width : 240mil

VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V




+1.8V
1.8 Volt +/- 5%
TDC : 1.54A
PEAK : 2.05A
Width : 70mil

$$V0 = 0.8 * (R1 + R2) / R2$$



Quanta Computer Inc.
PROJECT : ZRJ



[illegible]