


PCB STACK UP



- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

SA8 SYSTEM DIAGRAM




PROJECT : SA8
Quanta Computer Inc.




Size Custom	Document Number	Rev 1A
Date:	Block Diagram	
Sheet 1	of 46	





	RX780	RS780
	1.8V	1.1V
Ra	82.5R	158R
Rb	130R	90.9R

```
RES CHIP 130 1/16W +-1%(0402)L-F -->CS11302FB15
RES CHIP 158 1/16W +-1%(0402) -->CS11582FB00
RES CHIP 90.9 1/16W +-1%(0402) -->CS09092FB15
RES CHIP 82.5 1/16W +-1%(0402) -->CS08252FB11
```



PROCESSOR POWER AND GROUND




EC C-11 2/20 Change CPU thermal IC to 781-1P8.




PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number S1G2 PWR & GND 3/3	Rev 2A
Date:	Sheet 5 of 46	







4.6 MEM_MA_ADD[0..15] MEM_MA_ADD[0..15]
4.6 MEM_MA_BANK[0..2] MEM_MA_BANK[0..2]




PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH




4.6 MEM_MB_ADD[0..15] MEM_MB_ADD[0..15]
4.6 MEM_MB_BANK[0..2] MEM_MB_BANK[0..2]



PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH



Close DDR2 socket



PROJECT : SA8
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
NR2/RD1		1A
Date:	Sheet 7 of 46	

Discrete M8x

Close to North Bridge



RS780



RS780 Display Port Support (muxed on GFX)


DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

PORT0 TO PCIE-LAN

PORT1 To Mini PCI-E CN26

PORT2 To Mini PCI-E CN20

PORT3 TO NEW CARD



RS780MN

RX780/RS740/RS780 difference table (PCIE LINK)

	RX780/RS780
NB_PCIECALRP	1.27K (GND)
GPP4	GPP4
GPP5	GPP5



PROJECT : SA8
Quanta Computer Inc.


Size
Custom

Document Number
RS780MN-PCIE I/F 2/4

Rev
1A

Date: Sheet 9 of 46

RX780: Powered from the 1.8-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.
RS780: Powered from the 3.3-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.




ESD Reserved

F10-DELETE R158,R160, R165,R383,R382,R117,R121 ,R374,R377,R601,R602,R104,R112 0 ohm

Ver.B Update		UMA	Hybrid
R383,R382,R117,R121	V	V	V
R158,R152,R160	V	V	V
R156,R165,R159			

Ver.B Modified for PX_EN control



POWER XPRESS	PX_LVDS_SWITCH	PX_EN
VGA only	0	1
VGA+IGP	1	1



Ver.B Update		UMA	Hybrid
R372/R368	V	X	
R378/R376	V	V	V
R377/R374	V	V	V
D31/D32/R580	X	V	
R581/Q56			
R586	V	X	

Enables Debug Bus access through memory T/O pads and GPIO.
0 : Enable RS780 , Default
1 : Disable RS780 (RS780 use VSYNC#)



Indicates if memory Side port is available or not
0: available RS780 , Default
1: Not available RS780 (RS780 use HSYNC#)





For external EEPROM Debug only



Ver.B Check PowerXpress switch




Ver.B Update		UMA	Hybrid
R383,R382,R117,R121	V	V	V
R158,R152,R160	V	V	V
R156,R165,R159			






PART 3 OF 6

CR7/VOUT
PLL PWR
LVTM
CLOCKS
MIS.














Ver.B Update		UMA	Hybrid
R112/R104/R371	V	V	V





F12-DELETE R255, R254, R242, R258, R474 0 ohm









OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

16

It must ready
refofe RSMRST#




REQUIRED STRAPS



TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



Ver.B Add AD[30..31] Reserved PD.

Use 2.2K PD.

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



NB/SB POWER GOOD CIRCUIT



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

AL17S217000 IC(5P) NL17S217DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5

PROJECT : SA8
Quanta Computer Inc.


Size Custom Document Number **SB700-STRAPS** Rev 2A


Date: Sheet 16 of 46



PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number GFX(PCIE I/F)	Rev 1A
Date:	Sheet 17 of 46	






EC C-12 2/20 For M86 HDMI audio issue.


CONFIGURATION STRAPS

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M8x-M)	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82-S)	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE
RSVD = ATI RESERVED
(DO NOT INSTALL)



EC C-10 2/20 Change VGA thermal IC to 781-1P8.




PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number	Rev 1A
Date:	STRAP & Others	
	Sheet 21 of 46	


Channel B-2

UMA AND DISCRETE SELECT



SA8 not support HDMI hybrid

HDMI PORT




LAYOUT must support connectors from JAE, Molex, and Acon

D8-Delete C4 and C5 for HDMI issue.

F16-DELETE L2, L3 0 ohm

F29




Close to HDMI Connector
DDC4 is 5V tolerance, the MOSFET level shifter no need



PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number	Rev
NB2/RD1	HDMI CONN	2A
Date:	Sheet 23 of 46	


HDMI HPD SENSE




UMA Hybrid

PR2	X	V
PR3	V	X


From RS780M For UMA




From M86 for Hybrid




for Layout concern
placement close
HDMI conn



Close to HDMI Connector




between NB & VGA
UMA NC




Ver.B delete discrete only selection.

Ver.B Update






Inverter Wired OR




LCDVcc Wired OR


Rev.C: Gate terminal on both Q50 and Q51 must be changed from +3.3V to +3V_D




LCD CONNECTOR(Include WEB CAM function)



BACKLIGHT CONTROL




PANEL VCC CONTROL




Rev. C : Gate terminal on both Q52 and Q54, PU power on R578 and R579 must be changed from +3.3V to +3V_D




UMA Hybrid		
Q52, Q54	X	V
Q53, Q55	V	V
R578, R579	X	V




CRT PORT




UMA Hybrid		
R157/R162/R174	V	X
U1/U2	V	V
U3/U4	X	V



inputs	function
/E	SET
L	L
L	H
H	X



U1/U2 FOR UMA ONLY
U1/U2/U3/U4 FOR UMA+M86 HYBRID
R120/R115 FOR UMA+M86 HYBRID



PROJECT : SA8
Quanta Computer Inc.

Size	Custom
------	--------


Document Number
Card Reader Q3126TRev
2A

Date:


Sheet 27 of 46

SATA ODD CONNECTOR

Ver.B Change footprint for SMT issue.





SATA HDD CONNECTOR





PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number SATA HDD ODD	Rev 2A
Date:	Sheet 29 of 46	

MiniCard WLAN connector 1




MiniCard connector 2



PROJECT : SA8
Quanta Computer Inc.


Size	Document Number	Rev
Custom	MINI PCI-E Card X2	2A
Date:	Sheet 30 of 46	

BLUETOOTH CONNECTOR



FINGERPRINT CONNECTOR


F21-DELETE R267,R268 0 ohm



Ver.B Change Footprint for SMT issue




TO RJ11/USB PORT

F22-DELETE R538,R540 0 ohm



Ver.B Close to CN25.1

For MDC Module






Ver.B Add for EMI.




PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number Bluetooth,FingerPrint,USBX1	Rev 2A
Date:	Sheet 31 of 46	






TOUCHPAD SWITCH CONN




Ver.B Change Footprint for SMT issue



WIRELESS LED


From ICH8-M




LED POWER DISCHARGE

KEYBOARD


For New Keyboard use.





Ver.B Change Footprint for SMT issue



LED INDICATOR




Ver.B remove



Ver.B Add Reserved ESD solution.


Ver.B BOM change for EMI.




Ver.B Change Footprint for SMT issue

F24-DELETE R307,R308 0 ohm

SWITCH/Volume cintral BOARD



EC C-01 2/20 for LED +3.3V_LED and +5V_LED leak electricity.





PROJECT : SA8
Quanta Computer Inc.

Size Custom	Document Number TP/KB/LED/SW CONN.	Rev 2A
Date:	Sheet 34 of 46	


Pinout diagram for the OZ27C10LNC1 chip. The chip is shown as a blue rectangle with pins numbered 1 to 19. Pin 1 is STBY# (3.3V), pin 2 is +3.3V, pin 3 is 3V_NEWCARD, pin 4 is AUXIN (3.3V), pin 5 is 1.5V_NEWCARD, pin 6 is OP_RST# (3Vaux), pin 7 is GND (1.5V), pin 8 is PERST# (3.3V), pin 9 is CPUISB# (1.5V), pin 10 is NEWCARD_DETECT, pin 11 is PERST# (3.3V), pin 12 is SYSRST# (1.5V), pin 13 is CPUSB# (1.5V), pin 14 is 3V_NEWCARD, pin 15 is 2231_SHDN# (3.3V), pin 16 is RCLKEN (3.3V), pin 17 is 2231_STBY# (3.3V), pin 18 is RCLKEN (3.3V), pin 19 is OC# (3.3V). The chip is labeled OZ27C10LNC1. A 0.75A current is indicated.

1.35A need 60 mil



BATTERY CHARGER

Ver.B Change Footprint



PROJECT : SA8
Quanta Computer Inc.

Size Custom Document Number **CHARGER (ISL6251)** Rev 2A
Date: Sheet 36 of 46

+5Volt +/- 5%
Countinue current:7.5A
OCP minimum:10A

+5V_ALW
 Ver.B Change SHORT PAD

**Del PJP1
 and PJP2**


$V_{out} = 0.7(R_a + R_b) / R_b$
Rb around 49.9k

C-Test Modify

$I_{lim} * MOSFET(R_{DS(on)}) = V_{ILIM}(mV) / 10$
 $V_{ILIM}(mV) = 5uA * R_{ILIM}$

EC C-13 2/21 For SMT open issue.

Ver.B Change from .1u to 22u **F30 rev.**




**+5V
 5A
 S0-S1**

15,20,23,24,25,27,28,29,32,33,34,38,41,42,43

**+5VSUS
 4A
 S0-S3**

24,31,32,41,43




+3.3Volt +/- 5%
Countinue current:7.5A
OCP minimum:10A

**Del PJP5
 and PJP6**

Ver.B Change SHORT PAD

F30 rev.



**+3V
 5.76A
 S0-S1**

$Ton = 3.85p \cdot R_{TON} \cdot VOUT / (VIN - 0.5)$
 $Frequency = Vout / (VIN \cdot TON)$

Ver.B Change PR21 from 0 to 2.2.

Place these CAPS
close to FETs

+1.2V
15A
S0-S1

F31 rev.

reserved for pwr seq -- andrew

2.0A
S0-S1

C-Test Modify

C-Test Modify

C1-Test Modify

C1-Test Modify

F33 rev.

C-Test Modify

Ver.B Change Short PAD

$V_o = 0.75(R1 + R2) / R2$
 $R_{ILIM} = I_{LIMIT} \cdot R_{sense} / 20uA$
 Keep R2 higher than 10Kohm

+1.1V
7.0A
S0-S1

Del PJP3 and PJP4

Ver.B Change Short PAD

D5-Change PR13 footprint to 0603
PR31 for UMA only






$V_o = 0.75(R1 + R2) / R2$

DYN_PWR_EN	High	Low
+1.1V_DYN	1.0	1.1









PROJECT : SA8
Quanta Computer Inc.

Size B	Document Number +1.2V & +1.1V(RT8204)	Rev 2A
Date:	Sheet 38 of 46	



PWRCTL1	PWRCTL0	VDD_CORE
0	0	1.1V
0	1	0.9V
1	0	0.95V
1	1	X





5	4	3	2	1
		PAGE 34 (1) EC C-01 2/20 for LED +3.3V_LED and +5V_LED leak electricity. PAGE 33 (2) EC C-02 2/20 KBC change to 8502JX Pin12 need add two Cap. PAGE 40 (3) EC C-03 2/20 Change PC44 footprint. PAGE 30 (4) EC C-04 2/20 Add Pin.17 and Pin.19 for debug port. PAGE 24 (5) EC C-05 2/20 Change LID switch to Hall IC. PAGE 32 (6) EC C-06 2/20 Add C680 for FAN speed issue. PAGE 15 (7) EC C-07 2/20 Del R465 and Add R237 for SB source. PAGE 41 (8) EC C-08 2/20 Add leak circuit. PAGE 27 (9) EC C-09 2/20 Change for new card-reader IC. PAGE 21 (10) EC C-10 2/20 Change VGA thermal IC to 781-1P8. PAGE 5 (11) EC C-11 2/20 Change CPU thermal IC to 781-1P8. PAGE 21 (12) EC C-12 2/20 For M86 HDMI audio issue. PAGE 37 (13) EC C-13 2/21 For SMT open issue. PAGE 26 (14) EC C-14 2/21 Footprint for SMT open issue.		
5	4	3	2	1



NB2/RD1

PROJECT : SA8

Quanta Computer Inc.

Size B	Document Number	Rev 1A
Change List Ver.B to Ver.C		
Date:	Sheet 45 of 46	

- (01) D1-R241 Delete for AMD request.
[PAGE 13](#)

(02) D2-Delete PD3 for power protection.
[PAGE 42](#)

(03) D3-Seting Gain value for TGA request.
[PAGE 28](#)

(04) D4-4/15 Change driver from MAINON to MAIND; PQ53 P/N from BAM653N0Z03 to BAM48000040
[PAGE 39](#)

(05) D5-Change PR13 footprint to 0603
[PAGE 38](#)

(06) D6-Change R610 and R612 P/N to CS00003J951
[PAGE 17](#)

(07) D7-Change PC148 footprint
[PAGE 40](#)

(08) D8-Delete C4 and C5 for HDMI issue.
[PAGE 23](#)

(09) D8-Add C808 varistor for ESD issue.
[PAGE 28](#)

(10) D10-Add PR76,PR86,PQ24 and PQ25 for LCD flash.
[PAGE 41](#)

(11) D11-Signal by pass directly for AMD request.
[PAGE 10](#)
- Change PR20 value from CS31072FB10 to CS23402FB08.
Change PQ40 value and footprint from BAM48000040 to BAM14140001.
Change PQ45 value and footprint from BAM66900022 to BAM14120000.
Delete PQ46.
Change PL4 PN from DC-15A00010 to CV-15K0MZ05.
Change PR173 value from CS12213F915 to CS11273F928.
[PAGE 38 \(Power\)](#)

Delete PC106 (Don't put it in BOM).
Change PQ53 value and footprint from BAM653N0Z03 to BAM48000040 (Drive net must be "maind").
[PAGE 39 \(Power\)](#)

Change PL9 value from CV-2575TZ51 to DC-33B0M003.
Add a capacitor (CH733RY8802) at Vcore0 output.
Add a capacitor (CH733RY8802) at Vcore1 output.
PC55 and PC145 must use CH733RY8802, don't change them.
Change PR121 value from CS32202FB18 to CS41072FB11.
Change PR117 value from CS41002FB28 to CS31002FB26.
Change PR133 and PR124 value from CS31622FB27 to CS23652FB08.
Delete PR132 and PR123 (Don't put it in BOM).
[PAGE 40 \(Power\)](#)

Change PR51 and PR52 value from CS00002JB38 to CS21002JB34.
Add a capacitor (CH14706KB18) at PQ20 pin2.
Add a capacitor (CH14706KB18) at PQ19 pin2.
Change PQ20 and PQ19 pin1 from GND to 8118agnd.
Change PR54 value from CS46043F901 to CS43303F912.
Change PR53 value from CS43323F911 to CS42103F900.
Change PR58 value from CS41473F912 to CS38253F913.
Change PR57 value from CS41003F932 to CS35493F911.
Change PR55 value from CS36342FB11 to CS00002JB38.
Delete PR56 (Don't put it in BOM)
Change PR64 value from CS31102FB11 to CS41002FB28.
Change PR63 value from CS41912FB17 to CS45112FB19.
Change PC57 value from CH33302KB12 to CH24704KB19.
Change PR186 value from CS34992FB10 to CS25602FB19 (This component must put in BOM).
Change PR59 to connect to PR63.
[PAGE 42 \(Power\)](#)

- (12) D12-Add R115,R120 Reserve for AMD requement.
[PAGE 23](#)

(13) D13-Add C828,C829,C830,C831,C832 Reserve for +VGA_CORE Power.
[PAGE 18](#)

(14) D14-Change PR54 value from CS43303F912 to CS41503F914 for SA8 MP.
[PAGE 42 \(Power\)](#)

(15) E1-Change C804,C805,C793,C794 value from CH23904KB13 to CH31006KB18 for blue screen 0xEA issue.
[PAGE 29](#)

(16) E2-Change U16,R344,R342 to no stuff.
[PAGE 26](#)

(17) E3-Change R241 to ASM.
[PAGE 13](#)

(18) E4-Change R15,R16,R17,R18 Footprint from 0402 to 0603.
[PAGE 26](#)

(19) E5-Change PU1 P/N from AL008204000 to AL008204001.
[PAGE 26](#)

(20) F1-PQ53 pin4 change to PQ29 pin 3 for power sequence issue.
[PAGE 39](#)

(21) F2-PQ28 pin 2 connect to U35 pin 33(T172) for power sequence issue.
[PAGE 33,41](#)

(22) F3-Delete PR83 for power sequence issue.
[PAGE 41](#)

(23) F4-Change PR19 from 0 ohm to 20K ohm and PR189 From 10K to 20K ohm.
[PAGE 38,42](#)

(24) F5-Change PC12,PC154 from no stuff to 0.22U.
[PAGE 38,42](#)

(25) F6-Add PC79 for power sequence issue.
[PAGE 41](#)

(26) F7-DELETE HOLE29.
[PAGE 43](#)

(27) F8-DELETE R122,R356 0 ohm.
[PAGE 25](#)

(28) F9-DELETE R286,R289 0 ohm.
[PAGE 6](#)

(29) F10-DELETE R158,R160,R165,R383,R382,R117,R121,R374,R377,R601,R602,R104,R112 0 ohm
[PAGE 10](#)

(30) F11-DELETE R416,R518 0 ohm
[PAGE 12](#)

(31) F12-DELETE R255,R254,R242,R258,R474 0 ohm
[PAGE 13](#)

(32) F13-DELETE R184,R422 0 ohm
[PAGE 14](#)

(33) F14-DELETE R41 0 ohm
[PAGE 18](#)

(34) F15-DELETE R40,R42,R43 0 ohm
[PAGE 18](#)

(35) F16-DELETE L2,L3 0 ohm
[PAGE 23](#)

(36) F17-DELETE C601,R363,R364
[PAGE 24](#)

(37) F18-DELETE R482 0 ohm
[PAGE 28](#)

(38) F19-DELETE L82 0 ohm
[PAGE 29](#)

(39) F20-DELETE R502,R503,R507,R509,R534,R536 0 ohm
[PAGE 30](#)

(40) F21-DELETE R267,R268 0 ohm
[PAGE 31](#)

(41) F22-DELETE R538,R540 0 ohm
[PAGE 31](#)

(42) F23-DELETE R552 0 ohm
[PAGE 33](#)

(43) F24-DELETE R307,R308 0 ohm
[PAGE 34](#)

(44) F25-DELETE R402,R403 0 ohm
[PAGE 35](#)

(45) F26-Add R618 pull low for PCB Rev: F
[PAGE 33](#)

(46) F27-DELETE RP50,RP49,RP48,RP52,RP51,RP47,RP46,RP43,RP44,RP45 0 ohm
[PAGE 02](#)

(47) F28-Change R15,R16,R17,R18 Footprint from 0603 to 0805.
[PAGE 26](#)

- (48) F29-Change R311,R313,R312 from no stuff to 180ohm for EMI.
[PAGE 23](#)

(50) F30-PR30,PR34,PR44,PR45,PR46 change from 00 to short pad.
[PAGE 37](#)

(51) F31-PR10 change from 00 to short pad.
[PAGE 38](#)

(52) F32-Add PC6 (100P/50V/NPO_4)
[PAGE 38](#)

(53) F33-Delete PC120, PC121
[PAGE 38](#)

(54) F34-PR161 change from 00 to short pad.
[PAGE 39](#)

(55) F35-PR110 change from 00 to short pad.
[PAGE 40](#)

(56) F36-PR69 change from 00 to short pad.
[PAGE 42](#)

(57) F37-Delete PR51, PR52, PC202, PC203
[PAGE 42](#)

(58) F38-
[PAGE](#)

(59) F39-
[PAGE](#)

(60) F40-
[PAGE](#)

(61) F41-
[PAGE](#)