

power State	+RTC_CELL	+VIN +3VPCU	+3VS5 +5VS5	+5VSUS +1.5VSUS	+5V +3V +1.8V_GFX +1.8V +1.5V +1.5V_CPU +1.1V_VTT +1.05V +1.0V_GFX +VGA_CORE +VCORE
S0	ON	ON	ON	ON	ON
S1	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4/S5 AC	ON	ON	ON	OFF	OFF
S4/S5 DC Only	ON	ON	OFF	OFF	OFF
AC/DC No Exist	ON	OFF	OFF	OFF	OFF

PCIE	Foreigner
1	X
2	X
3	JMB709
4	WLAN
5	X
6	NIC
7	WWAN
8	X

SATA	Foreigner
0	HDD
1	X
2	X
3	X
4	eSATA
5	X

USB	Foreigner
0	CONN(USB Charger)
1	CONN
2	eSATA
3	CAMERA
4	X
5	BT or WLAN
6	X
7	X
8	Finger print
9	WWAN
10	X
11	X
12	X
13	X


	SOURCE	BATTERY 0x16	CLK GEN 0xD2	Thermal IC 0x98(Write) / 0x99(Read)	G-SENSOR 0x3A(Write) /0x3B(Read)	WLAN	SO-DIMM DIMM0: 0xA0 DIMM1: 0xA4	SMSC 1126	Intel Lan Gbe PHY:0x64 Gbe MAC:0x70
SMB_PCH_CLK SMB_PCH_DAT	PCH	X	Y	Y	Y	Y	Y	X	X
SMB_ME0_CLK SMB_ME0_DAT	PCH	X	X	X	X	X	X	Y	Y
AB1A_CLK AB1A_DATA	SMSC 1126	Y	X	X	X	X	X	X	X



PROJECT : F11
Quanta Computer Inc.




Sandy Bridge Processor (DMI, PEG, FDI)





PROJECT : F11
Quanta Computer Inc.



Size	Document Number	Rev
Custom	SNB 1/7 (DMI/PEG/FDI)	1A
Date: Wednesday, January 19, 2011 Sheet 4 of 58		




Sandy Bridge Processor (DDR3)











330uf *1










Signals		2EQX4951SL	3EQX4951ST
U#6	RA	0 ohm	NC




Standard USB




8/25 Modify




Cougar Point (HDA, JTAG, SATA)




RTC Clock 32.768KHz




RTC Circuitry(RTC)



HDA Bus(CLG)




PCH JTAG Debug(CLG)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R8348 *1K 4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R8351 330K/F 4 +3V_RTC
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R8359 *1K 4 NV_ALE [17]
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R8360 2.2K 4 R8361 4.7K/F 4 NV_CLE [17] H_SNB_IVB# [5] N.A at CPT EDS 0.7
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	SPI_SI_FLH R8398 *1K/F 4 +3V




Cougar Point-M (PCI-E, SMBUS, CLK)






PCH Pull-high/low(CLG)




8/5 Adc



8/13 Modify


8/28 Ac




R8309,R8354	Non- IAMT
R8302,R8296	IAMT

Cougar Point-M (PCI,USB,NVRAM)


17




PCI/USBOC# Pull-up(CLG)



PV




WLAN/BT Option




PROJECT : F11
Quantum Computer Inc.

Size	Document Number	Rev
B	PCH 5/9 (PCI/USB/NVM)	1A
Date: Wednesday, January 19, 2011 Sheet 17 of 58		



Cougar Point (GPIO,VSS_NCTF,RSVD)




CougarPoint_Rev_0p7
fcbpa99-intel-cougarpoint
AJQNJF0T00
IC CTRL(889P)COUGARPOINT QNJF TOP B/S

For AC mode D3E support. Don't Stuff on Intel Project


Delete R8459(PM_THRMTRIP# pu resistor)

D6 rev0.9 suggest to TS_VSS connect to GND 4/23.

GPIO Pull-up/Pull-down(CLG)




Layout note: 33 and 0 ohm related to XDP connector should be placed in close proximity to each other. In addition, these should be placed on bottom side of MB to make them user accessible.





Place close to PCH within 1" Remove from MV PV


COUGAR POINT (POWER)




Cougar Point-M (POWER)











VREF DQ0 M1 Solution




Place these Caps near So-Dimm0.




PROJECT : F11
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM0-STD (5.2H)	Rev 1A
Date: Wednesday, January 19, 2011 Sheet 23 of 58		






AMT/ME COMPLIANCY TEST CONN




To place this on bottom side on M/B beneath door to make this user accessible. In addition, all signals should be routed within close proximity of each other (~10cm/4.5in)




09/01 Modify

SYSTEM SPI ROM SOCKET H=5.0



debug connector CN7016 within
1" of both U9072 and KBC1126




For debug(BIOS)



PROJECT : F11
Quanta Computer Inc.

Size Custom	Document Number EC SPI ROM/AMT CONN	Rev 1A
Date: Wednesday, January 19, 2011 Sheet 26 of 58		



CPU FAN & THERMAL



PROJECT : F11
Quanta Computer Inc.

Size B	Document Number Thermal / FAN	Rev 1A
Date: Wednesday, January 19, 2011		Sheet 27 of 58

CRT PORT





PROJECT : F11
Quanta Computer Inc.

Size B	Document Number	Rev
	CRT	1A
Date: Wednesday, January 19, 2011 Sheet 28 of 58		

SATA HDD CONNECTOR

DFHD22MR015

CN7027 LD2722F-SRLL6




PV Build, 20110119
Close to CN7027 (Top Side)

SI build, 20101028
10/28 Modify CN7027#25, 26 to dummy net





LED

8/10








PROJECT : F11
Quanta Computer Inc.

Size B	Document Number	Rev
	HDD/HDD LED	1A
Date: Wednesday, January 19, 2011	Sheet 29 of 58	



USB CAMERA











[5,11,12,13,14,15,16,17,18,19,20,23,24,25,27,28,29,31,34,36,37,38,39,40,42,44,45,48,49,51,55,56] +3V
 [1,3,14,25,26,34,36,37,38,47,48,50] +3VPCU
 [19,20,27,28,29,31,34,36,37,47,48,49,55,58] +5V
 [12,20,39,49,50,51,53,54,56,57] +5VS5
 [50,55] +15VALW
 [47,50,51,53,54,55,57,58] +VIN


	PROJECT : F11 Quanta Computer Inc.		
	Size Custom	Document Number LCD CONN/LID/CAM/DMIC	Rev 1A
Date: Wednesday, January 19, 2011 Sheet 30 of 58			

HDMI PORT


HDMI CON_COM

Place close to Connector






SI Build, 20101021, Stuff C2020,C2018.C2022,C2019,C2017-->RF






PROJECT : F11
Quanta Computer Inc.

Size B	Document Number	Rev 1A
	Intel Lewisville 82579LM	
Date: Wednesday, January 19, 2011	Sheet 32 of 58	


Transformer for 10/100/1000



Lan Con.






PROJECT : F11
Quanta Computer Inc.






1	2	3	4	5	6	7	8
---	---	---	---	---	---	---	---






POWER BOTTON CONNECT




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

PWR LED




SI build,20101001


TOUCH PAD CONNECTOR



Pin1	VDD
Pin2	DATA
Pin3	CLK
Pin4	GND
Pin5	Right
Pin6	Left

TOUCH PAD SW CONN





Function Board(Mute/Quickweb/Wireless)

KSIO (MUTE)


Mute LED: Amber when Mute(Single Color)

KS1 (WIRELESS)


Dual Color (White/Amber)
Wireless LED: Wireless ON(White) and Wireless OFF(Amber)

KS13 (QUICKX)

Quickweb LED: (White for Qucikweb working)




SI build,1001
Change CN8211#3 to +3VPCU from MUTE_LED_CTRL due QUICKX_LED# power source change to +3VPCU , Also add C10177 and close to CN8211





Right SIDE USBX2(Powered USB and Charger USB)

Charger USB




Powered USB




CTL1	CTL2	CTL3	TPS2540 Control Truth Table
0	0	0	Out Discharge ,Power switch OFF
0	X	1	Dedicated Charging Port,Auto
X	1	0	Standard Downstream Port ,USB 2.0
1	0	0	Dedicated Charging Port, BC Specification 1.1
1	0	1	Dedicated Charging Port, Apply
1	1	1	Only Downstream Port, BC Specification 1.1

USB fingerprint CON








Mini PCI-E Card 1--WLAN



Quanta
Debug Card: Pin16,14,12,10,8,19,17

Mini PCI-E Card 2 --WWAN





[5,11,12,13,14,15,16,17,18,19,20,23,24,25,27,28,29,30,31,34,36,37,38,39,40,44,45,48,49,51,55,56]

+1.5V
+3V


	PROJECT : F11 Quanta Computer Inc.		
	Size Custom	Document Number WWAN	Rev 3A
Date: Wednesday, January 19, 2011 Sheet 42 of 58			

BLUETOOTH

8/16 Move R8314 to Bluetooth from
Page 15




Remove L9081, R10347, R10346 by PV Build
PV Build, 2011/01/18



PROJECT : F11
Quanta Computer Inc.




Size B	Document Number LCD CONN	Rev 1A
Date: Wednesday, January 19, 2011	Sheet 43 of 58	




Accelerometer Sensor




PROJECT : F11
Quanta Computer Inc.


Size Custom	Document Number Accelerometer Sensor	Rev 1A
Date: Wednesday, January 19, 2011 Sheet 44 of 58		






PV ADD, 20110113





Adapter OCP

IF OCP = 2.8A the ICS=0.56V




PROJECT : F11
Quanta Computer Inc.

Size C Document Number CHARGERII Rev 1A
Date: Wednesday, January 19, 2011 | Sheet 48 of 58


POK CKT

```
PM_SLP_S4# = SUSON
PM_SLP_S3# = MAINON
+V5S = +5V
+V3S = +3V
+V0.75S = +0.75V_DDR_VTT
```

For iAMT




POK



PROJECT : F11
Quanta Computer Inc.


Size Custom	Document Number CHARGERII	Rev 1A
Date: Wednesday, January 19, 2011 Sheet 49 of 58		











Date: Wednesday, January 19, 2011 Sheet 52 of 58







- 1.Alert trace routing
(between data and clock trace)
- 2.Refer to ground
- 3.Keep out 20 mils





PROJECT : F11
 Quanta Computer Inc.

Size C	Document Number	Rev 1A
CPU Core2 (NCP5911)QC		
Date: Wednesday, January 19, 2011 Sheet 57 of 58		



PROJECT : F11
Quanta Computer Inc.

Size Custom	Document Number CHARGERII	Rev 1A
Date: Wednesday, January 19, 2011 Sheet 58 of 58		