


FM9B HANKS Intel UMA

VER : 3A

PWA:








PWB:




PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	BLANK PAGE
23	HDMI CONN
24	LCD CONN
25	CRT CONN
26	R5U230
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8502)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / /LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (MAX8731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.05_VTT(TPS51218)
50	GFX_VCORE (MAX17028)
51	CPU CORE(MAX17036)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	Power sequence Block
60	XDP

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.05V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,28,31,32,52	Express Card/Min Card	RUN_ON	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.


**QUANTA
COMPUTER**

File: AUBURNDA 2/4		
Size: FM9B	Document Number: 3A	Rev: 3A
Date: Thursday, October 01, 2009	Sheet: 4	of: 65




AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)


91 U26H 83 91 U26I 83



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



91 U26E 83




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed




Title			
AUBURNDA 4/4			
Size	Document Number		Rev
	FM9B		3A
Date:	Thursday, October 01, 2009	Sheet	6 of 65


IBEX PEAK-M (DMI, FDI, GPIO)





IBEX PEAK-M (LVDS, DDI)



For UMA HDMI Function




IBEX PEAK-M (HDA, JTAG, SATA)








INTVRMEN (Internal Voltage Regulator Enable)
This signal enables the internal 1.05 V regulators.
This signal must be always pulled-up to VccRTC.

Flash Descriptor Security Override

GPI033	Low = Enabled High = Disabled
--------	----------------------------------



Note : GPI033 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.



SATA HDD



SATA ODD

E-SATA

Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.



JTAG Test Pads are need to put on the same side of mother board.

IBEX PEAK-M (PCI,USB,NVRAM)





IBEX PEAK-M (PCI-E, SMBUS, CLK)

Place TX DC blocking caps close PCH.




IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

9	NV_ALE	R103	*1K NC	+NVRAM_VCCQ
9	NV_CLE	R102	*1K NC	


Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Integrated Clock Chip Enable (Reserve to validate for future platforms)	
RSV_WOL_EN	Enable when sampled low Disable when sampled high



SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

6


BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3.3.
CRB(V1.0)P28: It has 1K PU and 100 ohm on this net for validation purpose.

BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.





Title IBEX PEAK-M 4/6			
Size	Document Number FM96	Rev 3A	
Date	Thursday, October 01, 2009	Sheet	10 of 65



IBEX PEAK-M (POWER)




Title			
IBEX PEAK-M 5/6			
Size	Document Number		Rev
	FM9B		3A
Date:	Wednesday, October 07, 2009	Sheet	11 of 65

IBEX PEAK-M (GND)







VREF_DQ	R57	R56	R40 (+DDR_VTTREF)
M1	Stuff	X	X
M3	X	Stuff	X






Realtek: 0.1uF x 6pcs, 22uF x 1pcs
 IDT: 0.1uF x 5pcs, 10uF x 1pcs



Place within 0.5" of CLKGEN



Add capacitor pads for improving WWAN.



+VDDIO_CLK:
 SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
 Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
 IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.

PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz

CPU_SEL:
 SLG date sheet (V0.2) P15:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V.
 Realtek date sheet (V1.2) P11:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V.
 IDT date sheet (V0.7) P10:
 High Voltage: Min 0.7V, Max 1.5V.
 Low Voltage: Min Vss-0.3V, Max 0.35V.



**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title VGA-M92-XT (PCIe)		
Size	Document Number FM9B	Rev 3A
Date: Thursday, October 01, 2009		
Sheet 16 of 65		

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

		QUANTA COMPUTER	
Part VGA-MB2-XT (PCIe)			
Size	Document Number		Rev
	FM9B		3A
Date: Thursday, October 01, 2009		Sheet 17 of 65	

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title VGA-M92-XT (PCIe)		
Size	Document Number FM9B	Rev 3A
Date: Thursday, October 01, 2009 Sheet 19 of 65		


**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**


 QUANTA COMPUTER			
Title VGA-M92-XT (PCIe)			
Size	Document Number FM9B		Rev 3A
Date	Thursday, October 01, 2009		Sheet 21 of 65

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title VGA-M92-XT (PCIe)		
Size	Document Number FM9B	Rev 3A
Date: Thursday, October 01, 2009		Sheet 22 of 65



Reserve for EMI and close to HDMI CONN






Title	VGA-M82-S (PCle)
-------	------------------

Size	Document Number EM9B
------	-------------------------


Date: Monday, October 12, 2009


Sheet 23 of 65


Support the new imbedded diagnostics.



Shunt capacitors on LVDS for improving WWAN.










MF10 Pin Assignment Table

MF10	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	D1	D5
03	D7	-	D4
04	D6	D5	D3
05	CLK	D0	D2
06	-	-	D1
07	D5	D4	D0
08	CMD	D2	WP#
09	D4	D6	WE#
10	D3	D3	ALE
11	D2	-	CLE
12	-	-	CE#
13	-	D7	RE#
14	-	CLK	R/B#

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

Express Card/CARD READER




Title	ExpressCard/SmartCard
-------	-----------------------


Size	Docum FM9B
------	---------------

Date: Thursday, October 01, 2009


Sheet 28 of 65




For EC 8Mbit (1M Byte)




For PCH 32Mbit (4M Byte)



RTC BATTERY



iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)



Title Ultra I/O Controller ECE5028




Size Document Number FM9B

Date: Thursday, October 01, 2009


Sheet 30 of 65

Rev 3A

MiniCard WWAN connector



Place as close as possible to JSIM1 connector



Place caps close to connector.



Title	MINI-PCI
-------	----------

Size

Document Number




FM9B

Date: Thursday, October 01, 2009


Sheet 31 of 65

Rev
3A


MiniCard WLAN connector



External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Q2



Q2


Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.


Each channel is 1A



62

Side External USBX2

PN is old, Because New Part can't ready before SST build.



Please put those on the same side of MB PCB

USBx2 & ESATA COMBO

USB BUS SW

62

E-SATA Re-driver

72

62



QUANTA COMPUTER


Serial Port & USB

Document Number FM9B

Rev 3A




Date: Thursday, October 01, 2009

Sheet 33 of 65






Q2


Place one 150uF cap by each USB connector.
Each channel is 1A







SATA Connector.



3-axis Fall Sensor (HDD data protector)



ODD Connector




Title			
SATA (HDD&CD_ROM)			
Size	Document Number		Rev
	FM9B		3A
Date:	Monday, October 05, 2009	Sheet	35 of 65


Rev
3A

Touch Screen Module




- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
 2. Maximum cable resistance on VCC, GND should be 150m ohm.
 3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Need check the connector footprint and symbol.





Battery status.







Power button Cable







3VALW ON POWER LOGIC











1.Place C160 close to EMC1422
2.Place C518 to be close to Q51
Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy



















EAPD#	NB_MUTE#	TEST_WOOFER_EN	AUD_SPK_ENABLE#	SUB_MUTE#
0	0	0	H	L
0	0	1	H	L
0	1	0	H	L
0	1	1	H	L
1	0	0	H	L
1	0	1	H (Disable SPK)	H (Test Woofer)
1	1	0	L (Test SPK)	L (Disable Woofer)
1	1	1	L	H




Depop R477, R478, R484, R473
Pop R476, R480, R483, R475
for using 92HD73C
R476, R483 close to U19, Let DVDD width be 10-mils




INTERNAL SPEAKER AMP





AZALIA (HD) CODEC



Headphone Jack
Stereo MIC Jack





Array Microphone & Camera









INTERNAL SUBWOOFER AMP

SYNC	Condition
VDD	Spread-spectrum mode with fS = 1200kHz $\pm$ 70kHz.
GND	Fixed-frequency mode with fS = 1100kHz.
FLOAT	Fixed-frequency mode with fS = 1500kHz.
Clocked	Fixed-frequency mode with fS = external clock frequency.




GAIN1	GAIN2	GAIN
0	0	24dB
0	1	18dB
1	0	12dB
1	1	6dB







	1	2	3	4	5
A					
B					
C					
D					
	1	2	3	4	5

 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number FM9B	Rev 3A
Date: Thursday, October 01, 2009	Sheet 43 of 65	



Title		
+1.8V_RUN(RT9024)		
Size	Document Number	Rev
FM9B		2B
Date:	Thursday, October 01, 2009	Sheet 44 of 65





VDDQ and VTT discharge control


MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge


VDDQ output voltage selection

VDDQSET	VDDQ(V)	VTTREF and VTT	NOTE
GND	2.5V	VDDQSNS/2	DDR
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	L0	HI	On	On	Off (Hi-Z)
S4/S5	L0	L0	On (discharge)	Off (discharge)	Off (discharge)





+VCC_GFX_CORE
Fs=400K
TDC : 12A
Peak Current : 22A
OCP:26.4A

Default Vcc_Core voltage is 1.0500V




Title
VGA DC/DC






Size
Document Number
FM98

Date: Monday, October 05, 2009



Sheet 50 of 65




Rev
2B





Reserve discharge path





Title
DCIN,BATT CONNECTOR


Size
Document Number
FM9B

Rev
3A

Date: Thursday, October 01, 2009

Sheet 53 of 65







FOR CPU use




87



For MiniCard nut use.
on 31' header



For PCH nut use.



47

71
97





Title			SCREW PAD
Size	Document Number	Rev	
	FM9B	3A	
Date:	Thursday, October 01, 2009	Sheet	54 of 65


Reserved for EMI.




QUANTA
COMPUTER


Title		
EMI CAP		
Size	Document Number	Rev
FM9B		3A
Date:	Thursday, October 01, 2009	Sheet 55 of 65








FM9 Power Design Block Diagram 2009/02/25





It is for debug. requestt vendeer provide 200 pcs sample.

 QUANTA COMPUTER		
Title: SMBUS BLOCK		
Size: FM9B	Document Number: FM9B	Rev: 3A
Date: Thursday, October 01, 2009	Sheet: 60 of 65	