

PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : SVCC
 LAYER 5 : IN2
 LAYER 6 : IN3
 LAYER 7 : GND
 LAYER 8 : BOT

BD9 FT3 Kabini Block Diagram






Table of Contents


PAGE	DESCRIPTION	BOI -FUNCTION
1	Schematic Block Diagram	
2	Power Stage	
3 - 8	Processor	CPU
9	Straps	CPU
10	SO-DIMM 1	DDR
11	SO-DIMM 2	DDR
12 - 19	Mars/Sun Pro(M2)	VGA
20 - 21	VRAM - DDR3	VGA
22	PX5	VGA
23	USB	U3B/USB
24	eDP to LVDS(RTD2136R)	LDS
25	HDMI/Touch Screen	HDM/TSN
26	LAN(1A8162B)	LAN
27	Codec (CX20756-11Z)	ADO
28	MINI CARD (WLAN)	MNW
29	CARD READER(GL834L)/LED	MMC/LED
30	LDS/CRT/CCD	LDS/CRT/CCD
31	HDD/ODD	HDD/ODD
32	KB/TouchPad	KBC/TPD
33	EC 985L	KBC
34	Charger (ISL88731CHRTZ-T)	CHR
35	System 5V/3V	PWM
36	DDR 1.5V	PWM
37	+0.95V_DUAL	PWM
38	+VCC_CORE	PWM
39	Discharge	PWM
40	GPU_CORE	PWM
41	+0.95V_GPU/+1.8V_GPU/+1.5V_GPU/+3V_GPU	PWM

GND PLANE	PAGE
 GND_SIGNAL	
 8769GND	
	
 GND	ALL
 ADOGND	

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V--+19V		S0-S5
+VCCRTC	+1.5V		S0-S5
+3V	+3.3V	MAIND	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3VPCU	+3.3V	AC/DC Insert enable	S0-S5
+5V	+5V	MAIND	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
+WIMAX_P	+3.3V	IOAC_EN	S0
+1.5VSUS	+1.5V	SUSON	S0-S3
+1.5V	+1.5V	MAIND	S0
+1.8V_S5	+1.8V	PE_PWRGD ^ PE_GPIO1	S0-S5
+0.95V_DUAL	+0.95V	+0.95V_DUAL_EN	S0-S5
+0.95V	+0.95V	MAIND	S0
+VDD_CORE	~	VRON	S0
+VDDNB_CORE	~	VRON	S0
+VGPU_CORE		GPU_MAINON ^ PE_GPIO1	S0
+1.8V_GPU	+1.8V	GPU_MAIND	S0
+0.95V_GPU	+0.95V	GPU_MAINON ^ PE_GPIO1	S0
+3V_GPU	+3.3V	GPU_MAIND	S0
+1.5V_GPU	+1.5V	GPU_MAIND	S0




RevB 1221 Add 0 ohm for debug






1	0	0.9
1	1	0.8






Always PU	N-METAL (w/o KBLED)
	METAL (w/ KBLED)
Always PU	N-Brand
	Brand (ONKYO)
ID setting	W/O HDMI
	W HDMI
	N-Brand
	Brand (Harman/Kardon)
	Meta I/IMR
	TEXTURE
Reserve PD	RSVD
	RSVD

STRAPS PINS



REQUIRED STRAPS

	LPC_CLK0	LPC_CLK1	LFRAME#	RTC_CLK	GEVENT2#
PULL HIGH	BOOT Fail Timer ENABLE	Internal CLKGEN ENABLE DEFAULT	SPI ROM DEFAULT	Normal Power Timing ENABLE DEFAULT	SPI Voltage 1.8V DEFAULT
PULL LOW	BOOT Fail Timer DISABLE DEFAULT	Internal CLKGEN DISABLE	LPC ROM	Normal Power Timing DISABLE	SPI Voltage 3.3V DEFAULT




PWRGD CIRCUIT




DDR_STD(DDR)

11




Place these Caps near So-Dimm0.




RevB 1219 Change for EOD

EMI Suggestion



Quanta Computer Inc.
PROJECT : BD9

Size	Document Number	Rev
	DDR3 DIMM-1	A1A
Date:	Tuesday, December 25, 2012	Sheet 11 of 41




Mars Power-on sequence

- 1 => +3V_GPU
- 2 => +VDDC,+VDDCI,+1.5V_GPU,+0.95V_GPU
- 3 => +1.8V_GPU

PEG


Intel platform: Lane0 ~ Lane15
Brazos platform: Lane12 ~ Lane15
Comal and Sabine platform: Lane8 ~ Lane15
Richland and Kabini platform: Lane0 ~ Lane7

Power Up Reset Sequence



Quanta Computer Inc.
PROJECT : BD9

Size	Document Number	Rev
	Mars_M2/PEG*8	A1A
Date:	Tuesday, December 25, 2012	Sheet 12 of 41




	PS0[3:1] ROMIDCFG[2:0]
128M	000
256M	001
64M	010
Reserved	011

R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	10K	110
4.75K	NC	111



Ra	P/N
2K	CS22002FB19
3. 24K	CS23242FB09
3. 4K	CS23402FB08
4. 53K	CS24532FB08
4. 75K	CS24752FB12
4. 99K	CS24992FB26
5. 62K	CS25622FB18
6. 98K	CS26982FB01
8. 45K	CS28452FB12
10K	CS31002FB26

Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00 X CH4681JEB00 X
82nF	01	CH3823K1B00
10nF	10	CH31003KB1
NC	11	

MLPS Bit	Bits [5:1]
PS_0	11001
PS_1	11000
PS_2	01000
PS_3	11XXX



<VGA>



MLPS

R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	10K	110
4.75K	NC	111

Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	


DDR3 Memory TYPE


Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
10K	CS31002FB26


Vendor	Vendor P/N	B/S P/N (QC1 P/N)	Size	MLPS
Hynix	H5TQ2G63DFR-11C (128M*16)	AKD5MGWTW16 * 4	1GB	000
	H5TC4G63AFR-11C (256M*16)	AKD5PGWTW05 * 4	2GB	111
Micron	MT41J128M16JT-107G:K (128M*16)	AKD5DGSTL00 * 4	1GB	011
	MT41K256M16HA-107G:E (256M*16)	AKD5PGSTL00 * 4	2GB	100
Samsung	K4W2G1646E-BC11 (128M*16)		1GB	001
	K4W4G1646B-HC11 (256M*16)		2GB	010


CONFIGURATION STRAPS -- SEE EACH DATABASE FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	0
STRAP_TX_CFG_DRV_FULL_SWING	PS_1[4]		Control the transmitter full-half-swing mode 0: 50% Tx output swing 1: Full Tx output swing	1
STRAP_TX_DEEMPH_EN	PS_1[5]		PCIe transmitter, de-emphasis enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
STRAP_BIF_GEN3_EN_A	PS_1[1]		PCIe GEN3 Capability 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	0 for Kabini
STRAP_BIF_VGA_DIS	PS_2[4]		VGA disable determines whether or not the card will be recognized as the system's VGA controller (through the SUBCLASS field in the PCI configuration space) 0: VGA controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
ROM_CONFIG[2:0]	PS_0[3..1]		Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 102 - 2Mbit M25P20 (ST) 103 - 4Mbit M25P40 (ST) 104 - 8Mbit M25P80 (ST) 105 - 512Kbit Pm25LV512 (Chingis) 106 - 1Mbit Pm25LV010 (Chingis)	XXX
STRAP_BIOS_ROM_EN	PS_2[3]		Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
N/A	PS_0[4]		Reserved for internal use only. Must be 1 at reset	1
N/A	PS_1[3]	GENLK_CLK	Reserved	0
STRAP_BIF_CLK_PM_EN	PS_1[2]	GPIO8	PCIe reference clock power management capability is reported in the PCI 0: The CLKREQ power management capability is disabled 1: The CLKREQ power management capability is enabled	0
RESERVED RESERVED	NA NA	GPIO21 GENERICC	Reserved Reserved (for Thames/Whistler/Seymour only)	0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX



Power Up Reset Sequence














Ball Name	Thames	Seymour	Mars
MEM_CALRN0	243R	X	X
MEM_CALRN1	X	243R	X
MEM_CALRN2	243R	X	X
MEM_CALRP0	243R	X	120R
MEM_CALRP1	X	243R	X
MEM_CALRP2	243R	X	X



CHANNEL A: 1024MB DDR3 (128M*16*4pcs) <VGA>




BOT Left




TOP Right

Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK


Group-A0 decoupling CAP




Group-A1 decoupling CAP



MEM_A1 CLK








USB 3.0 Power switch

<USB> <U3B>






USB w S&C MAXIM solution <SLC>

14566/14600/14617

	R1	R2	R3	R4	R5	R6	R7
14566	V	V				V	
14600	V	V		V			
14617(no CB2)				V			V
14641/14642/14644		V		V			
14640/14651			V		V		

USB 3.0 CONN <U3B> <USB> <EMI>

RevB 1220 Add C.M Choke for EMI suggestion
Delete RP5, Add L15Right-Low Side
USB3.0 Support S&C

RevC 0130 update S&C table

SW2	SW3	14600
CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM
Charger , FMUSB , PM
USB , CM

SW2	SW3	14641
CB0	CB1	Status
0	0	2A Auto mode for Apple device
0	1	Force 1A for Apple device
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM2
Charger , AP1USB , PM
USB , CM





SW2	SW3	14644
CB0	CB1	Status
0	0	2A Auto mode for Apple device
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM2
Charger , FMUSB , PM
USB , CM


SW2	SW3	14642
CB0	CB1	Status
0	X	2A Auto mode for Apple device
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM2
Charger , FMUSB , PM
USB , CM


USB 3.0 CONN <U3B> <U2B> <EMI>

RevB 1220 Add C.M Choke for EMI suggestion
Delete RP4, Add L13Right-Up Side
USB3.0/USB2.0 Co-Lay

USB 2.0 CONN (USB/B) <U2B> <EMI>

RevB 1220 Add C.M Choke for EMI suggestion
Delete RP24,RP25, Add L26,L27




Co-Lay USB 2.0 CONN <USB> <EMI>








 Quanta Computer Inc. PROJECT : BD9		
Size	Document Number	Rev
	TRAVIS RTD2136R	A1A
Date:	Tuesday, December 25, 2012	Sheet 24 of 41

HDMI




RevA 1113 Change P/N & need to stuff
RevA 1122 Reserve C5601/C5602




R316,R311,R335,R330,R343,R339,R327 and R321
need to close to HDMI connector

Touch Screen <TSN>



RevB 1220 Co-lay L41 & RP26 for EMI



Power Sequence

VDD33

PERSTn

≈180ms

Close to Pin1


 The diagram shows a purple dashed box labeled 'C278' containing the text 'LAN@12P50V_4C'. A red line labeled '+LAN_VDD33' with a red circle symbol connects to a blue zigzag resistor labeled 'R211'. The other end of the resistor connects to a red line labeled 'LAN@30K_F_4'.

Circuit diagram showing four capacitors (C257, C256, C255, C254) connected in parallel to ground. Each capacitor is labeled with its value (E@6.8P50V 4N) and a test point (TX0P, TX0N, TX1P, TX1N).

0920 FAE suggest remove 49.9K, 0.1u and 1000p

For ESD

TX0P 1 CH1 CH4 6 TX1P
2 GND VDD 5 LAN_VDD33
TX0N 3 CH2 CH3 4 TX1N
LAN@TVLST230A4D0

GIGA:AR8161B
10/100:AR8162B


AVDDH_C 30mil
AVDDH_C
AVDDL
AVDDL 20mil

Pinout diagram for the LAN91C03 network controller. The diagram shows a 16-pin connector with pins numbered 1 to 8 on the left and 7 to 1 on the right. Pin 8 is labeled 'TERM0'. Pin 7 is labeled 'TERM0'. Pin 6 is labeled 'X-TX1N'. Pin 5 is labeled 'TERM0'. Pin 4 is labeled 'TERM0'. Pin 3 is labeled 'X-TX1P'. Pin 2 is labeled 'X-TX0N'. Pin 1 is labeled 'X-TX0P'. On the right side, pin 7 is labeled 'NC43-'. Pin 6 is labeled 'NC3+'. Pin 5 is labeled 'RX-/-'. Pin 4 is labeled 'NC22-'. Pin 3 is labeled 'NC12+'. Pin 2 is labeled 'RX+/+1-'. Pin 1 is labeled 'TX-0-'. Pin 0 is labeled 'TX+/0+'. Below the pins, there are labels for 'GND', 'GND', and 'LAN@2FR305'.


LED0 = LAN_ACTLED	1	High core voltage(default=1)
	0	Low core voltage
LED1 = LAN_LINKLED#	1	Switch mode regulator (SWR) select
	0	Linear regulator (LB0) select
LED2	1	25 MHz external clock input
	0	48 MHz external clock input

Power on Strapping pin


Codec (CX20756-11Z) <ADO> <EMI>




HP <ADO> <EMC>




External MIC <ADO> <EMC>




Internal Speaker




Before RAMP must to remove debug card component




BATTERY



POWER




RF LED



2 IN 1 CARD READER (Type: MS/SD) <MMC>


Card Reader (GL834L QFN24-3.3V)




Quanta Computer Inc.
PROJECT : BD9

Size Document Number
CARD READER/LED
 Date: Tuesday, December 25, 2012 Sheet 29 of 41



CRT [CRT]




<LDS>




<HSR>




SATA ODD [ODD]



ODD Zero power <OZP>



SATA HDD [HDD]



3D-LDO Power <GSR>

3D-u-micro P <GSR>

3D-SMBus <GSR>

3D-Sensor IC <GSR>

KEY BOARD Connector <KBC> <EMI>

INT KeyBoard

C557 ESD@39P/50V_4N MX7
C558 ESD@39P/50V_4N MX2
C559 ESD@39P/50V_4N MX3
C560 ESD@39P/50V_4N MX4

C561 ESD@39P/50V_4N MX0
C562 ESD@39P/50V_4N MX5
C563 ESD@39P/50V_4N MX6
C564 ESD@39P/50V_4N MX1


C553 ESD@39P/50V_4N MY7
C554 ESD@39P/50V_4N MY13
C555 ESD@39P/50V_4N MY12
C556 ESD@39P/50V_4N MY15

C549 ESD@39P/50V_4N MY3
C550 ESD@39P/50V_4N MY5
C551 ESD@39P/50V_4N MY14
C552 ESD@39P/50V_4N MY6

C545 ESD@39P/50V_4N MY2
C546 ESD@39P/50V_4N MY1
C547 ESD@39P/50V_4N MY0
C548 ESD@39P/50V_4N MY4


C543 ESD@39P/50V_4N MY16
C544 ESD@39P/50V_4N MY17

ESD Issue




KEY BOARD LED

<KBP> <EMI>




EMI PAD <EMI>



RevB 1220 EMI solution


TOUCH PAD BOARD <TPD> <EMI>

BOM option




ID_Detect	default
Metal	+3.3V
TEXTURE	+5V

RevA 1026 Add EMI suggestion



Power Board (UIF) <PSW>


RevB 1204 Change power rail from +5VPCU to +5V




RevA 1114 Add Q3402 for PWRLD

TP board <TPD>

RevB 1130 Add 4.7K PU



HOLE <OTH>




RevB 1224 Add Hole & PAD for ME








Quanta Computer Inc.
PROJECT : BD9

Size	Document Number	Rev
	KBC/TP/FP CONN.	A1A
Date: Wednesday, January 30, 2013	Sheet	32 of 41












2012/11/13 by James





Quanta Computer Inc.
PROJECT : BD9

Size	Document Number	Rev
	Discharge	A1A

Date: Tuesday, December 25, 2012 Sheet 39 of 41

VDDC(V)	GFX_CORE_CNTRL5 (VID5)	GFX_CORE_CNTRL4 (VID4)	GFX_CORE_CNTRL3 (VID3)	GFX_CORE_CNTRL2 (VID2)	GFX_CORE_CNTRL1 (VID1)
1.175	0	1	1	0	1
1.150	0	1	1	1	0
1.125	0	1	1	1	1
1.100	1	0	0	0	0
1.075	1	0	0	0	1
1.050	1	0	0	1	0
1.025	1	0	0	1	1
1.000	1	0	1	0	0
0.975	1	0	1	0	1
0.950	1	0	1	1	0
0.925	1	0	1	1	1
0.900	1	1	0	0	0
0.875	1	1	0	0	1
0.850	1	1	0	1	0
0.825	1	1	0	1	1
0.800	1	1	1	0	0
0.775	1	1	1	0	1





Quanta Computer Inc.
PROJECT : BD9

Size	Document Number	Rev
	GPU	A1A
Date:	Tuesday, December 25, 2012	Sheet 41 of 41