




R62 INTEL CHIEF RIVER SYSTEM DIAGRAM


01

+3V/+5V S5
PG.35
+1.05V
PG.36
CPU Core
PG.40~41
DDR3
PG.37
Charge
PG.34
Dis-Charge
PG.39
+VGACORE
PG.42
+VCCSA
PG.38
+1.0V/+1.8/ +3 VGA
PG.43






Ivy Bridge Processor (DDR3)




04

POWER





Ivy Bridge Processor (GND)



Ivy Bridge Processor (RESERVED, CFG)


05



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training





CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PROJECT : R62
Quanta Computer Inc.


Size Custom	Document Number SNB 4/4 (GND)	Rev 1A
Date: Monday, October 22, 2012		Sheet 5 of 43

Cougar Point/Panther Point (LVDS, DDI)


INT. HDMI




07



HDD0 (SATA3 6.0Gb/s)



PCH JTAG Debug(CLG)



Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR Different from Calpella	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	+3V0						
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>0</td><td>SPI LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	0	SPI LPC	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#
GNT1#	GNT0#	Boot Location								
1	0	SPI LPC								
GPIO19 Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK								
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN						
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V0						
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V0						
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V							
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Overriden	GPIO33_E						
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)							
GPIO28 Different from Calpella	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)							
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable							

[illegible]

Vender	Size	P/N
EON	4MB	AKE39ZN0Q02 (EN25Q32B-104HIP)
PMC	4MB	AKE39ZN0500 (PM25LQ032C-BCE)
AMIC	4MB	AKE39F-0800 (A25LQ32AM-F/Q)
Socket		DFHS08FS023




PROJECT : R62
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Monday, October 22, 2012	Sheet 7 of 43	

Cougar Point/Panther Point(PCI-E,SMBUS,CLK)

Rev	1A
of	43


Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)




BOARD ID SETTING

BOARD_ID1
For Stage Use

Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
DB R62 UMA				0	0	0
DB R62 DIS				0	0	1
				0	1	1
				1	1	1
				0	0	0




MFG-TEST




Swap GPIO

0 = S0
1 = De


for $\mathbf{I}$

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default) High = Enable





GFX Present

GPIO Pull-up/Pull-down(CLG) for DS3




for DS3




PROJECT : R62
Quanta Computer Inc.

Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Monday, October 22, 2012		Sheet 9 of 43


COUGAR POINT/Panther Point (POWER)






Cougar Point/Panther Point (GND)




Cougar Point/Panther Point (GND)









DDR3 Thermal Sensor



VREF DQ1 M1 Solution





Place these Caps near So-Dimm1.



SI Add

Local Thermal Sensor





2,6,7,8,9,10,12,16,23,24,25,26,27,29,30,32,33,36,39,40,42
16,18,19,43 +1.0V_VGA



R _{pu} (Ohm)	R _{pd} (Ohm)	Bits(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111


BIT5 => BIT1

VENDOR	R231	R232
HYNIX 2G	NA	4.71K
MICRON 2G	8.45K	2K
SAM 2G	4.53K	2K
HYNIX 1G	6.98K	4.99K
MICRON 1G	4.53K	4.99K
SAM 1G	3.24K	5.61K

PS3 B173→B171	ID	Memory Type	Configuration	PN	Channel Size
000	0	Hynix H5T44G63AFR-11C	256Mb16 *4 pcs	AKD5PQWTW08 IC SDRAM06P1H5T44G63AFR-11C	2G
001	1	Micron MT41J256M10HA-093C-E	256Mb16 *4 pcs	AKD5PZ3TL01 IC SDRAM06PMT41J256M10HA-093C-E	2G
010	2	Samsung K4W4G1646B-HC1A	256Mb16 *4 pcs	AKD5PZD1501 IC SDRAM06P4W4G1646B-HC1A	2G
011	3	Hynix H5T2G633FR-11C	128Mb16 *4 pcs	AKD5MZD2TW03 IC SDRAM06P4H5T2G633FR-11C	1G
100	4	Micron MT41J128M1J1-093C-E	128Mb16 *4 pcs		1G
101	5	Samsung K4W2G1446E-BC1A	128Mb16 *4 pcs	AKD5MCGT535 IC SDRAM06P4K4W2G1446E-BC1A	1G


Memory Type	
DDR3	27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
GDDR5	27-MHz (3.3 V) oscillator connected to X0_IN, and 198-MHz (3.3 V) oscillator connected to X0_IN2. (By default, this clock should not be spread since internal spreading is used.)

For M3's/ Sun
Change La, Lb
Bead to 0 ohm



14,18,19,43 +1.0V_VGA → +1.0V_VGA

15,18,19,25,42 +1.8V_VGA → +1.8V_VGA




AG22 is nc pin



PROJECT : R62
Quanta Computer Inc.

Size Custom	Document Number THAMES_XTAL	Rev 1A
Date: Monday, October 22, 2012	Sheet 16 of 43	




Memory Aperture size


GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1


It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (STD) 101 - 1Mbit M25P05A (STD) 101 - 2Mbit M25P20 (STD) 101 - 4Mbit M25P40 (STD) 101 - 8Mbit M25P80 (STD) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX


Power Up/Down Sequence








CHANNEL A: 256MB/512MB DDR3







HOLE

FAN hole

PCH BKT

CPU BKT

VGA BKT

THERMAL BKT

KB lock





SI add EMI PAD

Nut PN:MBUL1001010


PROJECT : R62
Quanta Computer Inc.

	Size	Document Number	Rev
	Custom	CRT,Hole	
	Date: Monday, October 22, 2012	Sheet 23 of 43	

24




Green CLK Circuitry




25

EMI request






7,10,23,27,31,32,33,34,35
23 +5V_HDMIC
2,6,7,8,9,10,12,13,14,23,24,25,27,29,30,31,32,33,36,39,40,42

EMI request



close to HDMI conn

Close to HDMI Connector



8 CLK_PCIE_REQ2# R446 0.4/S CLK_PCIE_REQ2# R

SP1	SD D1	MS D1
SP2	SD D0	MS D0
SP3	SD CLK	MS D0
SP4	SD CMD	MS D0
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

Share Pin

close to chip pin

8 CLK_PCIE_CARDP
8 CLK_PCIE_CARDN
8 PCIE_RXP3_CARD
8 PCIE_RXN3_CARD

1 HSIP
2 HSIN
3 REFCLKP
4 REFCLKN
5 HSOP
6 HSON

Please add 9 GND VIAS
connection with thermal PAD

Close to chip pin


RTS5239

SD D0	C1069	*5.6P/16V 4
SD D1	C612	*5.6P/16V 4
SD D2	C611	*5.6P/16V 4
SD D3	C1068	*5.6P/16V 4


Close to U38

R435 need colse to Chip

SD / MMC
CARD READER



CLOSE CONN





















SD D0	C1049	*5.6P/16V 4
SD D1	C886	*5.6P/16V 4
SD D2	C610	*5.6P/16V 4
SD D3	C1050	*5.6P/16V 4
SD CLK	C1100	*5.6P/16V 4

Close to CN8


2,6,7,8,9,10,12,13,14,23,24,25,27,29,30,31,32,33,36,39,40,42






	PROJECT : R62		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number RTS5229 & CR SOCKET	
Date: Monday, October 22, 2012		Sheet 26 of 43	








10,29,33,35,36,37,38,39,40,41,42,43
2,6,7,8,9,10,12,13,14,23,24,25,26,27,29,30,31,32,33,36,39,40,42
25,29,39 +3VLAVCC








Vender	Size	P/N
EON	1MB	AKE3GZN0Q01 (EN25Q80A-100HIP)
GigaDevice	1MB	AKE3GGN0Q00 (GD25Q80BSIGR)
AMIC	1MB	AKE3GZP0801 (A25L080M-F)
Socket		DFHS08FS023



PROJECT : R62
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
	EC (K3940 A1)/ROM	
Date: Monday, October 22, 2012	Sheet 30	of 43

CPU FAN




SATA HDD CONNECTOR


32




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.



High : ODD power down
Low : ODD power on





+3V
+3VPCU
+5V
+12VALW



2,6,7,8,9,10,12,13,14,23,24,25,26,27,29,30,31,33,36,39,40,42
5,7,25,30,31,33,34,35
7,10,23,25,27,31,33,39
34,39,43


Mini PCI-E Card 1 WLAN

33









$R_{DSon} = 5.2 \text{ m}\Omega$

600 mils

PC279
0.1U/10V 4



PC377

 +1.05V



PROJECT : R62
Quanta Computer Inc.


Size Custom	Document Number 1.05V(RT8228BZ)	Rev 1A
Date Monday, October 22, 2012		Sheet 36 of 43





TPSS1462RGER/AL051462000




For CPU SV system agent
voltage slew rate of 0.5 -10 mV/ μ s

SEL0	SEL1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V









 +VGA_CORE 18,33,43

GPI010 GPI012 GPI016 GPI020 GPI015 Mars XT

Default



+VGA_CORE

Countinue current: 25A





Peak current: 30A

OCP minimum: 33A

L-L: 0mV/A

R2 Value	P/N	1.0V_VGA
10K	CS31002FB26	1.0V
11.3K	CS31132FB07	0.95V

+0.95V +/- 3%
 Countinue current:2A
 Peak current:3A
 OCP minimum:4A



- +1.8V_VGA 15,16,18,19,25
- +1.0V_VGA 14,16,18,19
- +3V_VGA 18

PROJECT : R62
 Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8208/1.8V)	Rev 1A
Date: Monday, October 22, 2012	Sheet 43 of 43	