

ZR3





TABLE OF CONTENTS

Page 01 :	BLOCK DIAGRAM
Page 02 :	TABLE OF CONTENTS
Page 03 :	ATHLON64 HT I/F
Page 04 :	ATHLON64 DDRII MEMORY I/F
Page 05 :	ATHLON64 CTRL & DEBUG
Page 06 :	ATHLON64 PWR & GND
Page 07 :	DDRII SODIMMX2
Page 08 :	RS485-HT LINK0 I/F
Page 09 :	RS485-PCIE LINK I/F
Page 10 :	RS485-SYSTEM I/F & DVO
Page 11 :	RS485-POWER
Page 12 :	External CLOCK GENERATOR
Page 13 :	SB460M PCIE/PCI/CPU/LPC I/F
Page 14 :	SB460M ACPI/GPIO/USB/AC97
Page 15 :	SB460M HDD/POWER/DECOUPLING
Page 16 :	SB460M STRAPS
Page 17 :	LAN RTL8110SBL/CL
Page 18 :	ENE CB714/1410
Page 19 :	CARD READ & CARDBUS SLOT
Page 20 :	MINI PCI & PCI-E,USB PORT,BLUETOOTH
Page 21 :	CRT & LVDS & S-Video
Page 22 :	HDD & CDROM & HOLES
Page 23 :	ALC883 & MDC & HP AMP
Page 24 :	SPEAKER AMP / JACK
Page 25 :	97551 & FLASH
Page 26 :	T/P,FAN,SWITCH,LED,K/B
Page 27 :	BATTERY CHARGER
Page 28 :	VCORE MAX8774
Page 29 :	TPS51116/51117 1.8V/1.2V
Page 30 :	TPS51120 3/5V
Page 31 :	+1.5V / 2.5V

	POWER	VOLTAGE	ACTIVE SCOPE	PAGE
SYSTEM	+12V	+12V	S0	
	+5V	+5V	S0	
	+3V	+3.3V	S0	
	+5VPCU	+5V	ALWAYS	
	+3VPCU	+3.3V	ALWAYS	
	+5VSUS	+5V	S0-S3	
	+3VSUS	+3.3V	S0-S3	
	+3V_S5	+3.3V	S0	
CPU	VCCCORE	VID[0..5]	S0	
	VDDA_RUN	+2.5V	S0	
	VLDT_RUN	+1.2V	S0	
	+0.9V_VTER	+0.9V	S0	
	+1.8V	+1.8V	S0	
DDR2	+1.8VSUS	+1.8V	S0-S3	
	+1.8V	+1.8V	S0	
	+1.8VSUS	+1.8V	S0-S3	
	+0.9V_VTER	+0.9V	S0	
RC485 NB	+1.8V	+1.8V	S0	
	+1.8VSUS	+1.8V	S0-S3	
	+3V	+3.3V	S0	
	VDDC	+1.2V	S0	
	VDD_HT	+1.2V	S0	
	VDDA12	+1.2V	S0	
	VDD18	+1.8V	S0	
	VDDA18	+1.8V	S0	
	VDD_DVO	+1.8V	S0	
	VDDR3	+3.3V	S0	
	AVDD_NB	+3.3V	S0	
	AVDDQ	+1.8V	S0	
	PLLVD	+1.8V	S0	
	LPVDD	+1.8V	S0	
	LPVDD18A	+1.8V	S0	
SB460 SB	+3V	+3.3V	S0	
	+1.8V	+1.8V	S0	
	+3V_S5	+3.3V	S0	
	+1.8V_S5	+1.8V	S0	
	VDD	+1.8V	S0	
	AVDD_CK	+1.8V	S0	
	AVDD_SATA	+1.8V	S0	
	XTLVDD_ATA	+1.8V	S0	
	PLLVD_ATA	+1.8V	S0	
	PCIE_PVDD	+1.8V	S0	
	PCIE_VDDR	+1.8V	S0	
	CPU-PWR	+1.2V	S0	
	VDDQ	+3.3V	S0	
	V5_VREF	+5V	S0	
	+1.8V_SUB_PHY	+1.8V	S0	
	+3VSUS	+3.3V	S0-S3	
	+SB_S5_3V	+3.3V	S0	
	+SB_S5_1.8V	+1.8V	S0	

POWER UP SEQUENCE





PROJECT ZR3
Quant Computer Inc.

Size	Document Number	Rev
	TABLE OF CONTENTS	1A
Date:	Wednesday, October 18, 2006	Sheet 2 of 31



PROCESSOR HYPERTRANSPORT INTERFACE

VLDLT_Ax AND VLDLT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDLT0 POWER PINS



PROJECT : ZR3
Quanta Computer Inc


Size	Document Number	Rev
	ATHLON64 HT I/F	1A
Date:	Wednesday, October 18, 2006	Sheet 1 of 31

VDD_VTT_SUS_CPU is CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




PLACE THEM CLOSE TO CPU WITHIN 1"

DDR II: CMD/CTRL/CLK
Athlon 64 S1
Processor Socket



Processor DDR2 Memory Interface



To SODIMM socket B (Far)



To SODIMM socket A (near)




PROJECT : ZR3
Quanta Computer Inc.

[illegible]

If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300- (± 5%) pulldown to VSS.

Place them to CPU within 1"




IF no use which Net
need pull-up or down



Size	Document Number ATHLON64 CTRL & DEBUG		
Date:	Wednesday, October 18, 2006	Sheet	5 of 3


hexainf@hotmail.com




POWER
Athlon 64 S1
Processor Socket

GROUND
Athlon 64 S1
Processor Socket


BOTTOMSIDE DECOUPLING




DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE






PROCESSOR POWER AND GROUND





TERMINATOR DECOUPLING CAPACITOR



DDR2 TERMINATOR









NB RS485		POWER STATES				
Power Signal	S0	S1	S3	S4/S5	G3	
VDDHT	ON	ON	OFF	OFF	OFF	
VDDR	ON	ON	OFF	OFF	OFF	
VDD18	ON	ON	OFF	OFF	OFF	
VDDC	ON	ON	OFF	OFF	OFF	
VDDA18	ON	ON	OFF	OFF	OFF	
VDDA12	ON	ON	OFF	OFF	OFF	
AVDD	ON	ON	OFF	OFF	OFF	
AVDDDI	ON	ON	OFF	OFF	OFF	
PLLVD	ON	ON	OFF	OFF	OFF	
HTPVD	ON	ON	OFF	OFF	OFF	
VDDR3	ON	ON	OFF	OFF	OFF	
LPVDD	ON	ON	OFF	OFF	OFF	
VDDR18D	ON	ON	OFF	OFF	OFF	
LVDDR18A	ON	ON	OFF	OFF	OFF	




PROJECT : ZR3
Quanta Computer Inc.









SB CALIBRATION RESISTOR VALUE		
	SB600	SB460
R?	562 OHM 1%	150 OHM 1%
R?	2.05K 1%	150 OHM 1%
R?	0 ohm	4.12K 1%

























CLG

RTC





SB460 SB 27x27mm


Part 1 of 4



PROJECT : ZR3
Quanta Computer Inc.


Size: Custom
 Document Number: SB460M PCIE/PCICPU/LPC I/F
 Date: Wednesday, October 18, 2006
 Sheet: 13 of 31






REQUIRED STRAPS

					PCLK_MINI	PCLK_591
	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, L = LPC TYPE II ROM L, L = FWH ROM NOTE: FOR SB460, PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]	
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4		



	AUTO_ON#	SB_SPDIF_OUT	TPCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
PULL HIGH	ACPWRON MANUAL PWR ON DEFAULT	SPDIF_OUT SIO 24MHz	PCI_CLK2 XTAL MODE NOT SUPPORTED	PCI_CLK3 USB PHY POWERDOWN DISABLE DEFAULT	PCI_CLK5 PCIE_CM_SET HIGH	LFRAME# ENABLE THERMTRIP#
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HLOW DEFAULT	DISABLE THERMTRIP# DEFAULT





BIOS ENABLE AFTER STARTUP



DEBUG STRAPS


	PDDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

CLG





S-VIDEO

The diagram illustrates the S-Video signal path, showing the connection between the input connector (CN12 SV@S_VIDEO) and the output connectors (TV_CIR_SYS, TV_YIG_SYS, TV_COMP_SYS). The signal path includes various components such as capacitors (C457, C459, C172, C156, C160, C155), resistors (R283, R45, R44), and inductors (L48, L8, L7). The signal is split into three channels: TV-CHROMA, TV-LUMA, and TV-COMP. Each channel is connected to a diode-based clamping circuit (D26, D2, D1) which is connected to a +3V supply. The central component is a circular connector symbol with pins labeled 1 through 9.

[illegible]




	R247	R248	R249
Enable	Not stuffed	Stuffed	Stuffed
Disable (Default)	Stuffed	Not stuffed	Stuffed

ODD CONN



PATA	DFHS44FRD28
SATA	DFHS22FRA03

HDD CONN



		PROJECT : ZR3	
		Quanta Computer Inc.	
Size	Document Number	HDD & CDROM & HOLES	
Date	Wednesday, October 18, 2006	Sheet	22 of 31
Rev	1A		

Speaker Amplifier MAX9710

The schematic shows the MAX9710ETP (U27) op-amp driving a QFN20-5X5-65-26P speaker (Q15). The op-amp is configured with a differential output. The input signals are (23) SURR-L and (23) SURR-R, which are filtered by capacitors C550 and C540. The op-amp is powered by +5V_ADO and ADOGND. A mute signal (MUTE) is connected to the MUTE pin. The output of the op-amp is connected to the speaker through a network of capacitors (C393, C394, C395, C396) and a speaker connector (CN22). A note indicates that QFN Pin21 should be connected to GND via a 4Vias.

MAX9710 : QFN Pin21
Don't forget ThermalPAD
Over 4 Vias to GND

SPEAKER

The speaker is connected to the op-amp output through a network of capacitors (C393, C394, C395, C396) and a speaker connector (CN22). The speaker is labeled "SPEAKERS CON".

[illegible]

SYSTEM LINE IN

(23) LINE1-L

(23) LINE1-R

CS53

CS54

1U_6

1U_6

LINE1-L_1

LINE1-R_1

L34

L31

BK1608LL121_6

BK1608LL121_6

LINEINL_SYS

LINEINR_SYS

(23) LINEIN_3D

C410

C413

470P_4

470P_4

ADOGND

BLUE

CN26

LINE IN

Normal OPEN Jack

D20

DA204U

+5V_ADO

ADOGND

LINEIN_3D

For ESD close to audio out connector

SYSTEM MIC

PINK

(23) MIC1-VREFO-L → R233 2.2K 4 → MIC1 L1 L35 BK1608LL121 6 → MIC1 L → CN27 7

(23) MIC1-L → C547 1U 6 → MIC1 R1 L32 BK1608LL121 6 → MIC1 R → CN27 8

(23) MIC1-VREFO-R → R228 2.2K 4 → MIC1-JD → CN27 5

(23) MIC1-R → C548 1U 6 → MIC1-JD → CN27 5

ADOGND

Normal OPEN Jack

INT MIC

CN21 2 1 → MIC2-INT → C537 22P_4 → ADOGND

MIC2-VREFO-L (23) → R427 2.2K 4 → MIC2-INT_L (23) → C538 1U 6 → MIC2-INT_R (23) → C539 1U 6 → MIC2-INT → C537 22P_4 → ADOGND

ADOGND

+5V ADO

MIC1_JD → D19 → +5V ADO

*DA204U

ADOGND


For ESD close to audio out connector

C



PROJECT : ZR3

Quanta Computer Inc.


Size		Document Number	Rev
Custom		SPEAKER AMP / JACK	1A
Date:	Wednesday, October 18, 2006	Sheet 24 of 31	




I/O Address		
BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1	
1 1	Reserved	












MAX Current 2.25A



MAX Current 5.807A





MAX Current 1.323A




$$V_{out} = 1.25(1 + R1/R2) \\ = 1.25(1 + 44K/100K) \\ = 1.8V$$

MAX Current 8.256A






MAX Current 1A



$$V_{out} = 0.8(R1+R2)/R2$$

$$= 0.8(30+34)/34 = 1.5V$$

MAX Current 0.3A



$$V_{out} = 1.25(1+R1/R2)$$

$$= 1.25(1+20K/20K) = 2.5V$$



PROJECT : ZR3
Quanta Computer Inc.

Size	Document Number	Rev
	+1.5V/+2.5V	1A
Date:	Wednesday, October 18, 2006	Sheet 31 of 31