

Hawke Intel Discrete Block Diagram

Project code : 91.4W1001.001
PCB P/N : 48.4W101.0SA
Revision : 07212-SA

CLK GEN
ICS9LPRS365 4

Intel Mobile CPU
Merom 4M
FSB:667 or 800 MHz
5, 6, 7

Crestline-PM
AGTL+ CPU I/F
DDR Memory I/F
EXTERNAL GRAPHICS
6, 9, 10, 11, 12, 13

INTEL
ICH8-M
10 USB 2.0/1.1 ports
6 PCI Express ports
High Definition Audio
ATA 66/100
SATA
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
19, 20, 21, 22

KBC
Winbond WPC8763L
33

HDD
23

ODD
23

Capacity
Button₃₀

Touch
Pad₃₆

Int.
KB₃₆

S/W
CIR₃₀

Thermal
& Fan
G792₃₅

Flash ROM
1MB₃₀

VGA DC/DC
TPS5117₅₃
INPUTS OUTPUTS
DCBATOUT VCC_GFX_CORE_S0

Power SW
TI TPS2231₂₇

New Card₂₇

10/100 NIC
Marvell 88E8039₂₆
RJ45 CONN₂₇

Mini-Card x 1
802.11a/b/g₂₈
Mini-Card x 2
WWAN&BT&Robson₂₉

CAMERA₁₈

Lift Side: USB x 2₂₃

Right Side: USB x 1₃₄

CPU DC/DC
ISL6262A₄₀

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC
TPS5117_{42, 43}

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D08V_S3

SYSTEM DC/DC
TPS51120₃₉

INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC
TPS51100₄₄

INPUTS	OUTPUTS
1D8V_S3	0D9V_S3

SYSTEM DC/DC
LDO₄₄

INPUTS	OUTPUTS
3D3V_S0 1D8V_S3 1D8V_S3	2D5V 1D5V_S0 1D25V_S0

BATTERY CHARGER
MAX8731A₃₈

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

PCB LAYER


L1: TOP
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Singal
L7: GND
L8: BOT

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

System Block Diagram		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date: Saturday, April 21, 2007 Sheet 1 of 55		



CPU_CORE
ISL6262A




TI TPS51100
0.9V/DDR_VREF_S3




TI TPS51120
3D3V/5V




Adapter




Charger_ISL6255



ISL6268_1D8V



ISL6268_1D05V



INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVDTP3	AZ_DOUT ICH	Description	
0	0	RSVD	
0	1	Enter XOR Chain	
1	0	Normal Operation(default)	
1	1	Set PCIE port cofig bit1	

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN


CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes number in order)★
CFG 16 PSB dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIE	Only PCIE or SDVO is operation★	PCIE and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12 CFG 13	XOR/ALL-Z	
LL(00)	Reserved	
LH(03)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3	Document Number	Rev
	Hawke-Intel	SA


Date: Saturday, April 21, 2007 Sheet 3 of 55




H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

layout note: Zo = 55
ohm, 0.5" MAX for
GTLREF

Change to 62.10040.221 04/12 '07



<Core Design>





Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .

Close to CPU
pin AD26
Z0=55 ohm
with in
500mils .


Length match within
25 mils . The trace
width/space/other is
20/7/25 .

Close to CPU pin
within 500mils






Place these capacitors on L1
(North side ,Secondary Layer)




Place these capacitors on L1
(North side ,Secondary Layer)



Mid Freqeuncd
Decoupling

Place these
inside socket
cavity on L1
(North side
Secondary)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Meron(3/3)-GND&Bypass

Size
A3

Document Number


Hawke-Intel


Rev

SA

Date: Saturday, April 21, 2007

Sheet 7 of 55






U56D 4 OF 18

DDR SYSTEM MEMORY A

CRESTLINE-GP-U-NF




U56E 5 OF 18




DDR SYSTEM MEMORY B

CRESTLINE-GP-U-NF

<Core Design>



Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	1.31A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM	0.735A
+1.25V_RUN	VCCA_SM_NCTF	A
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL /VCCD_PEG_PLL	0.1A
+1.25V_RUN	VCCA_AXF	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.006A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A



U56I 9 OF 18

A13	VSS	VSS	AW24
A15	VSS	VSS	AW29
A17	VSS	VSS	AW32
A24	VSS	VSS	AW5
AA21	VSS	VSS	AW7
AA24	VSS	VSS	AY10
AA29	VSS	VSS	AY24
AB20	VSS	VSS	AY37
AB23	VSS	VSS	AY42
AB26	VSS	VSS	AY43
AB28	VSS	VSS	AY45
AB31	VSS	VSS	AY47
AC10	VSS	VSS	AY50
AC13	VSS	VSS	B10
AC3	VSS	VSS	B20
AC39	VSS	VSS	B24
AC43	VSS	VSS	B29
AD1	VSS	VSS	B30
AD21	VSS	VSS	B35
AD26	VSS	VSS	B38
AD29	VSS	VSS	B43
AD3	VSS	VSS	B46
AD41	VSS	VSS	B5
AD45	VSS	VSS	B8
AD49	VSS	VSS	BA1
AD5	VSS	VSS	BA17
AD50	VSS	VSS	BA18
AD8	VSS	VSS	BA2
AE10	VSS	VSS	BA24
AE14	VSS	VSS	BB12
AE6	VSS	VSS	BB25
AE20	VSS	VSS	BB40
AE23	VSS	VSS	BB44
AE24	VSS	VSS	BB49
AF31	VSS	VSS	BB8
AG2	VSS	VSS	BC16
AG38	VSS	VSS	BC24
AG43	VSS	VSS	BC25
AG47	VSS	VSS	BC36
AG50	VSS	VSS	BC40
AH3	VSS	VSS	BC51
AH40	VSS	VSS	BD13
AH41	VSS	VSS	BD2
AH7	VSS	VSS	BD28
AH9	VSS	VSS	BD45
AJ11	VSS	VSS	BD48
AJ13	VSS	VSS	BD5
AJ21	VSS	VSS	BE1
AJ24	VSS	VSS	BE19
AJ29	VSS	VSS	BE23
AJ32	VSS	VSS	BE30
AJ43	VSS	VSS	BE42
AJ45	VSS	VSS	BE51
AJ49	VSS	VSS	BE8
AK20	VSS	VSS	BF12
AK21	VSS	VSS	BF16
AK26	VSS	VSS	BF36
AK28	VSS	VSS	BG19
AK31	VSS	VSS	BG2
AK51	VSS	VSS	BG24
AL1	VSS	VSS	BG29
AM11	VSS	VSS	BG39
AM13	VSS	VSS	BG48
AM3	VSS	VSS	BG5
AM4	VSS	VSS	BG51
AM41	VSS	VSS	BH17
AM45	VSS	VSS	BH30
AN1	VSS	VSS	BH44
AN38	VSS	VSS	BH46
AN39	VSS	VSS	BH8
AN43	VSS	VSS	BJ11
AN5	VSS	VSS	BJ13
AN7	VSS	VSS	BJ38
AP4	VSS	VSS	BJ4
AP48	VSS	VSS	BJ42
AP50	VSS	VSS	BJ46
AR11	VSS	VSS	BK15
AR2	VSS	VSS	BK17
AR39	VSS	VSS	BK25
AR44	VSS	VSS	BK29
AR47	VSS	VSS	BK36
AT10	VSS	VSS	BK40
AT14	VSS	VSS	BK44
AT41	VSS	VSS	BK6
AT49	VSS	VSS	BK8
AU1	VSS	VSS	BL11
AU23	VSS	VSS	BL13
AU29	VSS	VSS	BL19
AU3	VSS	VSS	BL22
AU36	VSS	VSS	BL37
AU49	VSS	VSS	BL47
AU51	VSS	VSS	C12
AV39	VSS	VSS	C16
AV48	VSS	VSS	C19
AW1	VSS	VSS	C28
AW12	VSS	VSS	C29
AW16	VSS	VSS	C33
			C36
			C41

CRESTLINE-GP-U-NF

U56J18 OF 18

C46	VSS	VSS	W11
C50	VSS	VSS	W39
C7	VSS	VSS	W43
D13	VSS	VSS	W47
D24	VSS	VSS	W5
D3	VSS	VSS	W7
D32	VSS	VSS	Y13
D39	VSS	VSS	Y2
D45	VSS	VSS	Y41
D49	VSS	VSS	Y45
E10	VSS	VSS	Y49
E16	VSS	VSS	Y5
E24	VSS	VSS	Y50
E28	VSS	VSS	Y11
E32	VSS	VSS	P29
E47	VSS	VSS	T29
F19	VSS	VSS	T31
F36	VSS	VSS	T33
F4	VSS	VSS	R28
F40	VSS		
F50	VSS		
G1	VSS		
G13	VSS		
G16	VSS	VSS	AA32
G19	VSS	VSS	AB32
G24	VSS	VSS	AD32
G28	VSS	VSS	AE28
G29	VSS	VSS	AF29
G33	VSS	VSS	AT27
G42	VSS	VSS	AV25
G45	VSS	VSS	HS0
G48	VSS		
G8	VSS		
H24	VSS		
H28	VSS		
H4	VSS		
H45	VSS		
J11	VSS		
J16	VSS		
J2	VSS		
J24	VSS		
J28	VSS		
J28	VSS		
J33	VSS		
J35	VSS		
J39	VSS		
K12	VSS		
K47	VSS		
K8	VSS		
L1	VSS		
L17	VSS		
L20	VSS		
L24	VSS		
L28	VSS		
L3	VSS		
L33	VSS		
L49	VSS		
M28	VSS		
M42	VSS		
M46	VSS		
M49	VSS		
M5	VSS		
M50	VSS		
M9	VSS		
N11	VSS		
N14	VSS		
N17	VSS		
N29	VSS		
N32	VSS		
N36	VSS		
N39	VSS		
N44	VSS		
N49	VSS		
N7	VSS		
P19	VSS		
P2	VSS		
P23	VSS		
P3	VSS		
P50	VSS		
R49	VSS		
T39	VSS		
T43	VSS		
T47	VSS		
U41	VSS		
U45	VSS		
U50	VSS		
V2	VSS		
V3	VSS		


CRESTLINE-GP-U-NF

<Core Design>


Title		
Size A3		
Date: Saturday, April 21, 2007		
Document Number		
Hawke-Intel		
Rev SA		
Sheet 13 of 55		

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Layout Note:
Place near DM1





Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS







change to 8P4R





Layout Note:
Place these resistors
closely DM1, all
trace length Max=1.5"






HDMI I/F & CONNECTOR




CRT I/F & CONNECTOR





Layout Note:

Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
CRT Connector		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date: Saturday, April 21, 2007		





CAMERA Power




Mic Power



Place near connector CAMERA1.



INVERTER POWER






LCD POWER

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			LCD/Inverter/Camera	
Size A3	Document Number	Hawke-Intel		Rev SA
Date: Saturday, April 21, 2007		Sheet 18	of 55	




0921 P/N CHANGE TO 71.0ICH8.M08


ICH8-Strap PIN

BOOT BIOS Strap		
PCI_GNT#0 (R166)	SPI_CS#1 (R167)	BOOT BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC
A16 swap override strap		
PCI_GNT#3 (R168)	Low = A16 swap override enable high = default	




<Variant Name>







SATA HD Connector




CD-ROM Connector



To Left I/O Baord




USB POWER



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		HD/CDROM/Left I/O	
Size A3	Document Number	Hawke-Intel	
Date: Saturday, April 21, 2007	Sheet 23 of 55	Rev SA	



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			R5C833/PCI	
Size	Document Number	Hawke-Intel		Rev
A3		SA		
Date: Saturday, April 21, 2007		Sheet	24	of 55




RJ45 Connector

10/100M Lan Transformer




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.






Yellow LED:TX/RX
Orange LED:Speed 100
Green LED:Speed 10

NEWCARD Connector

Place them Near to Chip



Place them Near to Connector



Test circuit
Use Card and No Card



+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAN connector/NEW CARD		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date: Saturday, April 21, 2007		
Sheet 27 of 55		

Mini Card Connector 2(802.11a/b/g)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD CONN 1

Size
A3

Document Number

Hawke-Intel

Rev



SA

Date: Saturday, April 21, 2007



Sheet 28 of 55

Mini Card Connector


Mini Card Connector 2(WWAN)







Mini Card Connector 3(Robson/BT)






Title			
KBC Winbond WPC8763L			
Size A2	Document Number		Rev
	Hawke-Intel		S
Date:	Saturday, April 21, 2007	Sheet 33	of 55






SIM Card

S-Vedio







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thermal/Fan Controller G792		
Size A3	Document Number Hawke-Intel	Rev SA
Date: Saturday, April 21, 2007	Sheet 35 of 55	

Internal KeyBoard Connector



LED NAME

ACTIVE SIGNAL


Power Button LED	PWR_BTN_LED
Instant Power Button LED	INST_ON_LED
WLAN LED	WLAN_LED_TEST (from KBC) WLAN_LED# (from Mini)
Bluetooth LED	BT_ACT_WPAN# (from Mini) BT_ACT_K# (from BT)
NUM LED	NUM_LED (from KBC)
SCRLK LED	SCRLK_LED (from KBC)
CAPS LED	CAP_LED (from KBC)

LED Board


Main Board

Power & Suspend LED	PWRLED (from KBC)
HDD LED	SATA_LED# (from ICH)
Battery LED	BATFULL_LED (from KBC) CHARGE_LED


TouchPad Connector




Power & Suspend LED



Battery LED



HDD LED




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	KeyBoard/Touchpad	Rev	SA
Size A3	Document Number	Date: Saturday, April 21, 2007	Sheet 36 of 55

Adapter In


23 JACK_PSID_2 <<>>






Reserved for EMI



This cap should be used only as last resort for EMI suppression.




Batt Connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
AD/BATT CONN			SA
Size A3	Document Number	Hawke-Intel	
Date: Saturday, April 21, 2007	Sheet 37	of	55



Adaptor In Soft-Start Circuit SA: 0328 change charger



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

DC to DC 3.3V & 5V

Size	Cu
------	----

Document Number	
-----------------	--

Hawke-Intel

Rev
SA

Date: Saturday, April 21, 2007

Sheet 39 of 55

Place close to phase 1 choke

5 CPU_PROCHOT#

470K /0402 size

If NTC=330Kohm, R10=8.66K

6 CPU_VID[0..6]

When test without cpu,
R33 & R34 change to 0 ohms



Place close to phase 1 choke

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DC-DC VCCCPUCORE 1/2	
Size	Document Number	Hawke-Intel		Rev
A3				SA
Date:	Saturday, April 21, 2007	Sheet	40	of 55

1D5V_SB




SSID = PWR.Plane.Regulator_0.9V





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DC to DC 1D5V / 0D9V /1D25V		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date: Saturday, April 21, 2007		
Sheet 44 of 55		








PEX_PLL_EN_TERM		BAR2_SIZE	
0	Enable	0	32 Mb
1	Disable	1	16 Mb


DEVICE	DEVID4	DEVID3	DEVID2	DEVID1	DEVID0
G72GLM	1	1	1	0	0
G72M	1	1	0	0	0
G72MV	1	0	1	1	1
G86M	1	0	1	1	1
G84	0	1	0	0	1





3GIO_PADCFG[3:0]		Notes
0000	Desktop	(Default)
0001	Mobile1	Recommended for NV43/NV44/G7
0010	Mobile2	NV42
0011	Mobile3	
0100	Reserved	
0101...1110	Reserved	
1111	Reserved	

ROMTYPE[1:0]	
00	Parallel
01	Serial AT25F
10	Serial SST45VF
11	LPC


SUB_VENDOR		PCI_IOBAR	
0	No vedio BIOS ROM	0	Disabled
1	BIOS ROM is present	1	Enabled





RAM_CFG[3:0]	MI0BD0	Infineon 8MX32 DDR3 1.8V	0101
		HyNix 8MX32 DDR3 1.8V	0111
	MI0BD1	Samsung 8MX32 DDR3 1.8V	0110
	MI0BD9	Infineon 16MX32 DDR3 1.8V	0001
		HyNix 16MX32 DDR3 1.8V	0010
		Samsung 16MX32 DDR3 1.8V	0011




Timing diagram for NB8P-GS-A1-GP showing IFCPD_VP_PROBE, IFCPD_RSTET, IFCPD_PLLVDW, IFCPD_PLLGND, IFCPD_OVDD0, and IFCPD_OVDD1 signals. The diagram includes a 90mA current source and a 50mA current source. It also shows the IFCPD_TXC_N, IFCPD_TXD0_N, IFCPD_TXD1_N, IFCPD_TXD2_N, IFCPD_TXC_N, IFCPD_TXD0_N, IFCPD_TXD1_N, and IFCPD_TXD2_N signals. The signals are connected to the IFCPD_TXC_N, IFCPD_TXD0_N, IFCPD_TXD1_N, and IFCPD_TXD2_N pins. The diagram is labeled with U57H and 8 OF 14.












ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

