


ZH9 Block Diagram (AMD Nile Platform)



U16A

HT_CADINP15	W7	L0_CADIN_H15	L0_CADOUT_H15	AB6	HT_CADOUTP15
HT_CADINP15	W6	L0_CADIN_L15	L0_CADOUT_L15	AB5	HT_CADOUTN15
HT_CADINP14	U6	L0_CADIN_H14	L0_CADOUT_H14	AB9	HT_CADOUTP14
HT_CADINP14	U5	L0_CADIN_L14	L0_CADOUT_L14	AB8	HT_CADOUTN14
HT_CADINP13	R7	L0_CADIN_H13	L0_CADOUT_H13	AC7	HT_CADOUTP13
HT_CADINP13	R6	L0_CADIN_L13	L0_CADOUT_L13	AC6	HT_CADOUTN13
HT_CADINP12	P6	L0_CADIN_H12	L0_CADOUT_H12	AE6	HT_CADOUTP12
HT_CADINP12	P5	L0_CADIN_L12	L0_CADOUT_L12	AE5	HT_CADOUTN12
HT_CADINP11	L6	L0_CADIN_H11	L0_CADOUT_H11	AE8	HT_CADOUTP11
HT_CADINP11	L5	L0_CADIN_L11	L0_CADOUT_L11	AE7	HT_CADOUTN11
HT_CADINP10	J6	L0_CADIN_H10	L0_CADOUT_H10	AH3	HT_CADOUTP10
HT_CADINP10	J5	L0_CADIN_L10	L0_CADOUT_L10	AH4	HT_CADOUTN10
HT_CADINP9	H4	L0_CADIN_H9	L0_CADOUT_H9	AK3	HT_CADOUTP9
HT_CADINP9	H3	L0_CADIN_L9	L0_CADOUT_L9	AK4	HT_CADOUTN9
HT_CADINP8	G6	L0_CADIN_H8	L0_CADOUT_H8	AH1	HT_CADOUTP8
HT_CADINP8	G5	L0_CADIN_L8	L0_CADOUT_L8	AH2	HT_CADOUTN8
HT_CADINP7	T3	L0_CADIN_H7	L0_CADOUT_H7	Y1	HT_CADOUTP7
HT_CADINP7	T4	L0_CADIN_L7	L0_CADOUT_L7	Y2	HT_CADOUTN7
HT_CADINP6	T2	L0_CADIN_H6	L0_CADOUT_H6	Y4	HT_CADOUTP6
HT_CADINP6	T1	L0_CADIN_L6	L0_CADOUT_L6	Y3	HT_CADOUTN6
HT_CADINP5	P3	L0_CADIN_H5	L0_CADOUT_H5	AB1	HT_CADOUTP5
HT_CADINP5	P4	L0_CADIN_L5	L0_CADOUT_L5	AB2	HT_CADOUTN5
HT_CADINP4	P2	L0_CADIN_H4	L0_CADOUT_H4	AB4	HT_CADOUTP4
HT_CADINP4	P1	L0_CADIN_L4	L0_CADOUT_L4	AB3	HT_CADOUTN4
HT_CADINP3	M2	L0_CADIN_H3	L0_CADOUT_H3	AD4	HT_CADOUTP3
HT_CADINP3	M1	L0_CADIN_L3	L0_CADOUT_L3	AD3	HT_CADOUTN3
HT_CADINP2	K3	L0_CADIN_H2	L0_CADOUT_H2	AE1	HT_CADOUTP2
HT_CADINP2	K4	L0_CADIN_L2	L0_CADOUT_L2	AE2	HT_CADOUTN2
HT_CADINP1	K2	L0_CADIN_H1	L0_CADOUT_H1	AE4	HT_CADOUTP1
HT_CADINP1	K1	L0_CADIN_L1	L0_CADOUT_L1	AE3	HT_CADOUTN1
HT_CADINP0	H2	L0_CADIN_H0	L0_CADOUT_H0	AK1	HT_CADOUTP0
HT_CADINP0	H1	L0_CADIN_L0	L0_CADOUT_L0	AK2	HT_CADOUTN0
HT_CLKINP1	M8	L0_CLKIN_H1	L0_CLKOUT_H1	AE6	HT_CLKOUTP1
HT_CLKINN1	M7	L0_CLKIN_L1	L0_CLKOUT_L1	AE5	HT_CLKOUTN1
HT_CLKINP0	M3	L0_CLKIN_H0	L0_CLKOUT_H0	AD1	HT_CLKOUTP0
HT_CLKINN0	M4	L0_CLKIN_L0	L0_CLKOUT_L0	AD2	HT_CLKOUTN0
HT_CTLINP1	Y6	L0_CTLIN_H1	L0_CTLOUT_H1	Y8	HT_CTLOUTP1
HT_CTLINN1	Y5	L0_CTLIN_L1	L0_CTLOUT_L1	Y9	HT_CTLOUTN1
HT_CTLINP0	V2	L0_CTLIN_H0	L0_CTLOUT_H0	V4	HT_CTLOUTP0
HT_CTLINN0	V1	L0_CTLIN_L0	L0_CTLOUT_L0	V3	HT_CTLOUTN0

HT LINK

<6> HT_CADINP[15..0]	HT_CADINP[15..0]
<6> HT_CADINN[15..0]	HT_CADINN[15..0]
<6> HT_CLKINP[1..0]	HT_CLKINP[1..0]
<6> HT_CLKINN[1..0]	HT_CLKINN[1..0]
<6> HT_CTLINP[1..0]	HT_CTLINP[1..0]
<6> HT_CTLINN[1..0]	HT_CTLINN[1..0]
<6> HT_CADOUTP[15..0]	HT_CADOUTP[15..0]
<6> HT_CADOUTN[15..0]	HT_CADOUTN[15..0]
<6> HT_CLKOUTP[1..0]	HT_CLKOUTP[1..0]
<6> HT_CLKOUTN[1..0]	HT_CLKOUTN[1..0]
<6> HT_CTLOUTP[1..0]	HT_CTLOUTP[1..0]
<6> HT_CTLOUTN[1..0]	HT_CTLOUTN[1..0]




Quanta Computer Inc.

PROJECT : ZH9

Size	Document Number	Rev
	ASB2 HT I/F 1/4	4A
Date:	Sunday, March 28, 2010	Sheet 2 of 40

Processor Memory Interface



<Layout note>
Route as 60 ohms with
5/10 W/S from CPU pins.

BOM@ASB2_CPU

<BOM Note>

V105 : AJ00105VT00
K125 : AJ0K125VT02
K325 : AJ0K325VT02
K625 : AJ0K625VT03

BOM@ASB2_CPU



Quanta Computer Inc.
PROJECT : PH9

Size: Document Number: Rev: 4A

ASB2 DDR3L MEMORY 2/4

Date: Sunday, March 28, 2010 Sheet: 3 of 40

Reserve R266, C315, C316, U15, R276, R410 and stuff R51~R53, R48, Q7~Q9, D2, D3, R411, for AMD SB-TSI.








Pre-PWROK Metal MODE		VFIX MODE(Don't Support)	
SVC	SVD	Voltage Output	Voltage Output
0	0	1.1V	1.4V
0	1	1.0V	1.2V
1	0	0.9V	1.0V
1	1	0.8V	0.8V




Size	Document Number	Rev
	ASB2 CTRL & DEBUG 3/4	4A
Date:	Sunday, March 28, 2010	Sheet 4 of 40

Date: Sunday, March 28, 2010 Sheet 4 of 40

PROCESSOR POWER AND GROUND





PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS880M

RS880 Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

TO HDMI

TO LAN

TO MINI PCIE 1

TO MINI PCIE 2



Quanta Computer Inc.

PROJECT : PH9

Size	Document Number	Rev
	RS880-PCIE I/F 2/4	4A
Date:	Sunday, March 28, 2010	Sheet 7 of 40

Note:Regarding LDT_STOP# signal,It's required within 40ns skew for both assertion and de-assertion between NB and CPU.

<4,10> CPU_LDT_STOP#

+1.8V

R353
*300Ω_4

1

2

3

4

5

Open Drain

74LVC07

0.1μF/10V_4

C408


+1.8V

R354
300Ω_4

NB_LDT_STOP#

R352
*300Ω_4

<20100303(C3A)>
Change R354 from CS2202J818(2.2K) to
CS13062J828(300ohm) depend on the
measurement result, for LDTSTOP# skew
issue.



```
<20091009(A1A).46195.rs880_scl_nda_1.04>
Pulled 4.7K 5% Low to GND when internal
(For GFX Clock Pair)
```

STRAP_DEBUG_BUS_GPIO_ENABLEb

| Enables the Test Debug Bus using GPIO. |

1 = Disable
0 = Enable

CRT_VSYNC

R143 3KΩ 4

+3V

R147 *3KΩ 4

RS880M: Enables Side port memory

Selects if Memory Side PORT is available or not
1 = Memory Side port not available
0 = Memory Side port available

<BOM NOTE>
w/ sideport: R142 non-stuff
w/o sideport: R142 stuff

The diagram shows a circuit where the CRT_HSYNC signal is used to select between two components. The signal is split into two paths. The top path contains a resistor R142 in series with a component labeled BOM@3KJ 4. The bottom path contains a resistor R137 in series with a component labeled SPM@3KJ 4. Both paths are connected to a +3V supply. The BOM component is represented by a circle with a cross, and the SPM component is represented by a rectangle with a cross.

5	
---	--

DAC Bandgap Reference power

`<28168319(RAMP)>`
Add C415, C478, C499(1uF), for monitor noise issues

DAC Bandgap Reference power

`<28990810(A1A)_46659_RS880_Errata.nda.1.10>`
The R channel's term. R added 1480hm (For the voltage level mismatch, the Red is higher)

se coupling

<16> CRT_R 

<16> CRT_G 

<16> CRT_B 

<20180323(RAMP)_Follow 46105_rs88_scl_ncla_1.95> 

Change R121 from 3.9ohm(CS-3982J806) to bead(CXBP6221003) 

and C159 from 4.7uF(CH5471M9997) to 2.2uF(CX522619991) 

ohm 6 C388 2.2uF/6.3V 6 SCL:65mA

ohm 6 C159 2.2uF/6.3V 6 SCL:20mA

ohm 6 C174 2.2uF/6.3V 6 SCL:120mA

<10> NR_BST#_IN B346

CLK Gen. used

<10> CLK_SBLINKP

<10> CLK_SBLINKN

<16> LCD_DATA

<16> LCD_CLK

<17> HDMI_DDC_DATA

<17> HDMI_DDC_CLK

D130 #0[best

FT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1: Bypass the loading of EEPROM straps and use Hardware Default

0: I2C Master can load strap values from EEPROM if connected, or default values if not connected

EEPROM not implemented

3V

R153

4.7K

4	3
---	---

[illegible]

Pin	Signal	Function
40F_4	COMP_Pb(DFT_GPI04)	COMP_Pb(DFT_GPI04)
50F_4	G18	RED(DFT_GPI00)
50F_4	G17	REDb(NC)
50F_4	F18	GREEN(DFT_GPI01)
50F_4	F19	GREENb(NC)
50F_4	F19	BLUE(DFT_GPI03)
50F_4	F19	BLUEb(NC)
6_	A11	DAC_HSNC(PWM_GPIO4)
16_	B11	DAC_VSNC(PWM_GPIO6)
16_	FB	DAC_SDA(PCE_TCARLN)
16_	FB	DAC_SCL(PCE_RCARLN)

R325		715/F 6		DAC RSET		G14			
+1.1V NB PLLVDD	15mils							DAC_RSET(PWM_GPIO1)	
+1.8V NB PLLVDD18						A12		PLLVDD(NC)	
SCL:20mA						D14		VDD18D18(NC)	
	15mils					B12		PLLVSS(NC)	
+1.8V NB VDDA18HTPLL	15mils					H17		VDDA18HTPLL	
+1.8V NB VDDA18PCIEPLL	15mils					D7		VDDA18PCIEPLL1	
						E7		VDDA18PCIEPLL2	
						D8		SYNRESETb	
Uebort 4	NB RSTW# IN								
	NB PWRGD# IN								

Pin	Signal	Function
1	CLK_NB_LDTSTOP#	POWERGOOD
2	CLK_NB_ALLOW_LDTSTOP	LDTSTOP#
3	CLK_NB_HTTREF#	ALLOW_LDTSTOP#
4	CLK_NB_HTTREFN	HT_REFCLKP HT_REFCLKN
5	CLK_NB_GFXP	REFCLK_P/OSCIN(OSCIN)
6	CLK_NB_GFXN	REFCLK_N(PWM_GPIO3)
7	CLK_NB_GFXP	GFX_REFCLKP
8	CLK_NB_GFXN	GFX_REFCLKN

Signal	Pin	Function
CLK_SBLINKP	V4	GPSPB_REFCLKLP(SB_REFCLKP)
CLK_SBLINKN	V3	GPSPB_REFCLKN(SB_REFCLKN)
LCD_DATA	A9	I2C_DATA
LCD_CLK	B9	I2C_CLK
	B8	DDC_DATA/AUX0N(NC)
	A8	DDC_CLK/AUX0P(NC)
T27	B7	AUX1P(NC)
T18	A7	AUX1N(NC)
STOP	...	...

4 STRP_DATA B10 STRP_DATA
X G11 RSVD
R347 *150/F 4 AUX_CAL C8 AUX_CAL(NC)
RS880M

It Values
use

4 SUS_STAT# NB

	2
--	---

OF 6

TXOUT_L0P(NC)	A22	TXL0UT0+ <16>
TXOUT_L0N(NC)	B22	TXL0UT0- <16>
TXOUT_L1P(NC)	A21	TXL0UT1+ <16>
TXOUT_L1N(NC)	B21	TXL0UT1- <16>
TXOUT_L2P(NC)	B20	TXL0UT2+ <16>
TXOUT_L2N(DBG_GPI0)	A20	TXL0UT2- <16>
TXOUT_L3P(NC)	A19 ✗	
TXOUT_L3N(DBG_GPI02)	B19 ✗	
TXOUT_L4P(NC)	A18 ✗	

TXOUT_U0P(NC)	A18	X
TXOUT_U0N(NC)	A17	X
TXOUT_U1P(PCIE_RESET GPIO3)	B17	X
TXOUT_U1N(PCIE_RESET GPIO2)	D20	X
TXOUT_U2P(NC)	D21	X
TXOUT_U2N(NC)	D18	X
TXOUT_U3P(PCIE_RESET GPIO5)	D19	X
TXOUT_U3N(NC)		
TXCLK_LP(DBG GPIO1)	B16	X
TXCLK_LN(DBG GPIO3)	A16	X
TXCLK_U1PCIE_RESET GPIO4	D16	X
TXCLK_U1NPCIE_RESET GPIO1	D17	X

4 C386 112MHz 3V 3

LVDS or DVI/ HDMI PLL power

[illegible]

Support Vari-Bright

VSSLT4(VSS) C20
 VSSLT5(VSS) E20
 VSSLT6(VSS) C22
 VSSLT7(VSS) C22

LVDS_DIGON(PCE_TCARLP) E9
 LVDS_BLON(PCE_RCARLP) F7
 LVDS_ENA_BL(PWM_GPIO2) G12

INT_LVDS_DIGON <16>
 INT_LVDS_PWM <16>
 INT_LVDS_BLON <16>

LVDS_POWER
 LVDS_BL_PWM
 LVDS_BL_EN

Confirmed with AMD Horace
LVDS_DIGON / LVDS_BLDON / LVDS_ENA_BLD need to be
pulled down with 4.7K

R156 4.7KΩ

INT_HDMI_HPD <17>

SUS_STAT# <11>

SPM@00J 4

R156

SUS_STAT# NB

T26

D9

D10

TMDS_HPD(NC)

HPD(NC)


SUS_STAT(PWM_GPIO5)


THERMALDIODE P1

AE8




 Quanta Computer Inc. PROJECT : ZH9		Rev
		4A
Size	Document Number	RS880-SYSTEM I/F 3/4

Date:	Sunday, March 28, 2010	Sheet	8	of	40
		1			





To Azalia




SATA PORT 0,1,2,3
can support AHCI
mode

SATA HDD

<22> SATA_TXP0
<22> SATA_TXN0


<22> SATA_RXN0
<22> SATA_RXP0

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820




PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820

+1.1V_SB_VDDAN_11_SATA



To meet SB800 SCL1.02:
DNI SATA XTAL circuit's parts

<22> SATALED#



T67
T12
T11
T65
T66

USB

SB800

Part 2 of 5

SATA_TX0P
SATA_TX0N
SATA_RX0N
SATA_RX0P
SATA_TX1P
SATA_TX1N
SATA_RX1N
SATA_RX1P
SATA_TX2P
SATA_TX2N
SATA_RX2N
SATA_RX2P
SATA_TX3P
SATA_TX3N
SATA_RX3N
SATA_RX3P
SATA_TX4P
SATA_TX4N
SATA_RX4N
SATA_RX4P
SATA_TX5P
SATA_TX5N
SATA_RX5N
SATA_RX5P

SERIAL ATA

SATA_CALRP
SATA_CALRN

SATA_ACT#/GPIO67

SATA_X1

SATA_X2

SPI_DI#/GPIO164
SPI_DO#/GPIO163
SPI_CLK#/GPIO162
SPI_CS1#/GPIO165
ROM_RST#/GPIO161

SB820M

The flash controller function is NOT
supported by the SB820M.

FC_CLK
FC_FBCLKOUT
FC_FBCLKIN

FC_OE#/GPIO145
FC_AVD#/GPIO146
FC_WE#/GPIO148
FC_CE1#/GPIO149
FC_CE2#/GPIO150
FC_INT1#/GPIO144
FC_INT2#/GPIO147

FC_ADQ0#/GPIO128
FC_ADQ1#/GPIO129
FC_ADQ2#/GPIO130
FC_ADQ3#/GPIO131
FC_ADQ4#/GPIO132
FC_ADQ5#/GPIO133
FC_ADQ6#/GPIO134
FC_ADQ7#/GPIO135
FC_ADQ8#/GPIO136
FC_ADQ9#/GPIO137
FC_ADQ10#/GPIO138
FC_ADQ11#/GPIO139
FC_ADQ12#/GPIO140
FC_ADQ13#/GPIO141
FC_ADQ14#/GPIO142
FC_ADQ15#/GPIO143

FLASH

FANOUT0#/GPIO52
FANOUT1#/GPIO53
FANOUT2#/GPIO54

FANIN0#/GPIO56
FANIN1#/GPIO57
FANIN2#/GPIO58

TEMPIN0#/GPIO171
TEMPIN1#/GPIO172
TEMPIN2#/GPIO173
TEMPIN3/TALERT#/GPIO174
TEMP_COMM

VIN0#/GPIO175
VIN1#/GPIO176
VIN2#/GPIO177
VIN3#/GPIO178
VIN4#/GPIO179
VIN5#/GPIO180
VIN6/GBE_STAT3#/GPIO181
VIN7/GBE_LED3#/GPIO182

HW MONITOR


NC1
NC2

T45
T31
T39

T38
T37
T36
T43
T44
T32
T33

T42
T30
T29
T28
T23
T24
T21
T16
T80
T20
T25
T84
T34
T35
T40
T41

IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY



SB_PROCHOT# <4>

THERM_ALERT# <4>

<20100119(B2A)_Bimini Rev1.4>
Non-stuff R408 ; stuff R409
(Nile doesn't support VDDR = +1.05V for DDR3-1333)

MEM_1V5 <10>



Quanta Computer Inc.
PROJECT : ZH9


Size	Document Number	Rev
	SB820-SATA/HWM/SPI 3/5	4A
Date:	Sunday, March 28, 2010	Sheet 12 of 40

SB800 Part 3 of 5

DDIO_33_PCI0P1_1	CORE S0	VDDCR_11_1
DDIO_33_PCI0P1_2		VDDCR_11_2
DDIO_33_PCI0P1_3		VDDCR_11_3
DDIO_33_PCI0P1_4		VDDCR_11_4
DDIO_33_PCI0P1_5		VDDCR_11_5
DDIO_33_PCI0P1_6		VDDCR_11_6
DDIO_33_PCI0P1_7		VDDCR_11_7
DDIO_33_PCI0P1_8		VDDCR_11_8
DDIO_33_PCI0P1_9		VDDCR_11_9
DDIO_33_PCI0P1_10		VDDCR_11_10
DDIO_33_PCI0P1_11		VDDCR_11_11


PCI0/GPIO I/O

VDDAN_11_1



STANDARD STRAPS

<20091202(A1A)_Confirm with AMD's Horace>
PCI_CLK4 PU with 10K for both internal and external CLK Gen.



	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM3	EC_PWM2
PULL HIGH	LOW POWER MODE	PCIe Gen II	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLK MODE ICK@DEFAULT	EC ENABLED	CLKGEN ENABLED ICK@DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	PCIe Gen I	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	FUSION CLK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED ECK@DEFAULT	L, H=LPC ROM L, L=Reserved	DEFAULT

This is required as the low power mode is not supported on the SB8xx.


Not Applicable to SB820M--Leave provision for PD.

PCICLK4:
CPU/NB HT Clock Selection
This strap is not used if the strap CLKGEN is configured for external clock generator mode.

internal have pull Hi 10K

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]






	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




Quanta Computer Inc.

PROJECT : ZH9

Size	Document Number	Rev
	SB820-STRAPS,PWRGD 5/5	4A
Date:	Sunday, March 28, 2010	Sheet 14 of 40



<20100125(B2A)>
Change Hall IC from AL009132001
to AL009132001 ; non-s



PROJECT : ZH9

CRT/LVDS


Date: Sunday, March 28, 2010

Sheet 16 of 40

Rev
4A


(HDM)

Close to HDMI Connector




EMI reserve for HDMI(HDM)

Close connector




ESD Protect



close to HDMI connector



HDMI HPD SENSE



HDMI PORT




		Quanta Computer Inc.	
		PROJECT : ZH9	
Size	Document Number	Rev	
	HDMI	4A	
Date:	Sunday, March 28, 2010	Sheet	17 of 40

hexainf@hotmail.com


KEYBOARD(KBC)

<20100303(C3A)>
Change CP1-CP6 footprint from 8p4r-0402 to 8p4r-0402-smt, for SMT open issue.




BLUETOOTH(BTM)

BT	PWR	LED
T77H056.00	+3V	
T60H928.33	+3V	



TOUCH PAD(TPD)






Quanta Computer Inc.


PROJECT : ZH9

Size	Document Number	Rev
	KB/BT/TP/LED/Power Connector	4A
Date:	Sunday, March 28, 2010	Sheet 18 of 40


AUDIO CODEC



<Layout note>



JACK DETECT RESISTORS




Port Configuration

Port A: Headphone jack (jack shared with S/PDIF)
Port B: Internal analog mono mic (stereo option)/Line In
Port C: Microphone jack
Port D: LineOut jack(need cap) or Headphone jack(cap less)
Port J: Internal stereo speakers
Port H: S/PDIF (jack shared with digital mic)


Speaker (AMP)

<20180126(R2A)>
Change R234, R239 from 6.8ohm(CS6863J951) to 6.8ohm(CS-6863J988), for SPL
<20180323(RAMP)>
Change R234, R239 from 6.8ohm(CS-6863J988) to 6.8ohm(CS-6863J988), for cost and shortage issue.





Earphone(AMP)


<20180309(C3A)>
Change L22, L25 from 30ohm to CX08T601088, C272, C283 to CH168K0888, for EMI issue.




System MIC(AMP)




USB(USB)




EMI (EMC)



HOLE(OTH)TOP(HDD Hole)






BOT (Mini-PCiE Hole)



<20100319(B2A)_ME Request>
Change Hole18 to NPH
<20100322(B2A)>
Change all Hole's footprint for 凸圈
<20100325(B2A)>
Change Hole's footprint (HOLE12)
<20100326(B2A)>
Change PAD2, Hole5, Hole12 footprint ; add two holes (Hole35, Hole36)
<20100329(B2A)>
Update Hole13, 19, 25-29 footprint.
<20100331(B2A)>
Delete the GND of Hole11 ; add a nut(MBF36002818) on Hole26 on BOT side.
<20100309(B2A)>
Change Hole26 footprint to HG-TC236BC256D150P2

<BOM note>
If center tap power come from internal switch regulator
=>Stuff 52SWR@ (Default)
If center tap power come from internal LDO
=>Stuff 52LDO@
<20100303(C3A)_FAE's suggestion>
Change L3 from CV-4710NM63 to CV-4710T201.





Power Sequence:
VDD33 to PERSTn >= 100ms

AR8152
5X5mm
40-Pin QFN

AR8152-A : w/o 802.3az
AR8152-B : w/ 802.3az


+3V_S5	1	VDD33	6	AVDDL_REG	+1.1V regulator output (For all the analog 1.1V supply pins)
+1.1V analog power	31/34	AVDDL	9	AVDDH_REG	+2.7V regulator output (Connected to pin 22)
+1.1V digital power	24	DVDDL	37	DVDDL_REG	+1.1V regulator output (For all the digital 1.1V supply pins)
+2.7V analog power	22	AVDDH	4	VDDCT_REG	+1.8V regulator output (For VDDCT when LDO mode)
+1.7V analog power	5	VDDCT	40	LX	+1.7V Switching regulator (For VDDCT when switching mode)

TRANSFORMER




RJ45

2.5" SATA HDD(HDD)



<20100303(C3A)>
Swap U23's pin1 and pin3, pin4 and pin6, for layout issue.

<Layout note>
Close to CONN




LED/SW(UIF)

<20091214(A1A)_Confirm with Acer Johnson_Yeh>
The JV01_NL and SJV01_NL had 4 LEDs --> Power / Battery / HDD / Communication

<20100203(B2A)>
Change R401 from CS13302JB21 to CS12702JB14
Change R402 from CS13302JB21 to CS14702JB28
Change R403 from CS13302JB21 to CS11202JB21
Change R404, R406 from CS13302JB21 to CS15602JB19
Change R405, R407 from CS13302JB21 to CS13602JB13
For LED's light issue.


<20100326(RAMP)>
Change R401 from CS12702JB14 to CS13302JB21
Change R404, R406 from CS15602JB19 to CS14702JB28
Change R403 from CS11202JB21 to CS12702JB14
Change R405, R407 from CS13602JB13 to CS12702JB14
For LED's light issue.



PWR indicator

PWR LED SUS LED

FULL LED CHG LED




BT LED

ID(Left-->Right)
Power LED/BATT LED/HDD LED/WiFi LED


<LED spec>
BLUE :
Vf = 2.7~3.2V ; If = 5mA
BLUE/ORANGE :
BH-Vf = 2.7~3.7V ; If = 20mA max=25mA
S2-Vf = 1.7~2.4V ; If = 20mA max=25mA

 Quanta Computer Inc. PROJECT : ZH9		Size	Document Number	Rev
		Date:	Sunday, March 28, 2010	4A
SATA HDD/LED/SW		Sheet	22	of 40


Mini Card(MPC)




Mini Card 2(MNC)




MultiMedia SIM




AU6437B52-GBL-GR (MMC)



4 IN 1 CARD READER (MMC)





EC(KBC)



<Layout note>
Place every 0.1uF
close to every
power pin

DS page248, GA20/KBRST# are VCC well, but
they were held low when VDD well is off.

<20090682(A1A)_EC team suggest>
1.remove diode from EC_SCI#



U6

VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100

AVCC

GPIO00/CLKRUN

GPIO01/CLKRUN

GPIO02/CLKRUN

GPIO03/CLKRUN

GPIO04/CLKRUN

GPIO05/CLKRUN

GPIO06/CLKRUN

GPIO07/CLKRUN

GPIO08/CLKRUN

GPIO09/CLKRUN

GPIO10/CLKRUN

GPIO11/CLKRUN

GPIO12/CLKRUN

GPIO13/CLKRUN

GPIO14/CLKRUN

GPIO15/CLKRUN

GPIO16/CLKRUN

GPIO17/CLKRUN

GPIO18/CLKRUN

GPIO19/CLKRUN

GPIO20/CLKRUN

GPIO21/CLKRUN

GPIO22/CLKRUN

GPIO23/CLKRUN

GPIO24/CLKRUN

GPIO25/CLKRUN

GPIO26/CLKRUN

GPIO27/CLKRUN

GPIO28/CLKRUN

GPIO29/CLKRUN

GPIO30/CLKRUN

GPIO31/CLKRUN

GPIO32/CLKRUN

GPIO33/CLKRUN

GPIO34/CLKRUN

GPIO35/CLKRUN

GPIO36/CLKRUN

GPIO37/CLKRUN

GPIO38/CLKRUN

GPIO39/CLKRUN

GPIO40/CLKRUN

GPIO41/CLKRUN

GPIO42/CLKRUN

GPIO43/CLKRUN

GPIO44/CLKRUN

GPIO45/CLKRUN

GPIO46/CLKRUN

GPIO47/CLKRUN

GPIO48/CLKRUN

GPIO49/CLKRUN

GPIO50/CLKRUN

GPIO51/CLKRUN

GPIO52/CLKRUN

GPIO53/CLKRUN

GPIO54/CLKRUN

GPIO55/CLKRUN

GPIO56/CLKRUN

GPIO57/CLKRUN

GPIO58/CLKRUN

GPIO59/CLKRUN

GPIO60/CLKRUN

GPIO61/CLKRUN

GPIO62/CLKRUN

GPIO63/CLKRUN

GPIO64/CLKRUN

GPIO65/CLKRUN

GPIO66/CLKRUN

GPIO67/CLKRUN

GPIO68/CLKRUN

GPIO69/CLKRUN

GPIO70/CLKRUN

GPIO71/CLKRUN

GPIO72/CLKRUN

GPIO73/CLKRUN

GPIO74/CLKRUN

GPIO75/CLKRUN

GPIO76/CLKRUN

GPIO77/CLKRUN

GPIO78/CLKRUN

GPIO79/CLKRUN

GPIO80/CLKRUN

GPIO81/CLKRUN

GPIO82/CLKRUN

GPIO83/CLKRUN

GPIO84/CLKRUN

GPIO85/CLKRUN

GPIO86/CLKRUN

GPIO87/CLKRUN

GPIO88/CLKRUN

GPIO89/CLKRUN

GPIO90/CLKRUN

GPIO91/CLKRUN

GPIO92/CLKRUN

GPIO93/CLKRUN

GPIO94/CLKRUN

GPIO95/CLKRUN

GPIO96/CLKRUN

GPIO97/CLKRUN

GPIO98/CLKRUN

GPIO99/CLKRUN

GPIO100/CLKRUN

GPIO101/CLKRUN

GPIO102/CLKRUN

GPIO103/CLKRUN

GPIO104/CLKRUN

GPIO105/CLKRUN

GPIO106/CLKRUN

GPIO107/CLKRUN

GPIO108/CLKRUN

GPIO109/CLKRUN

GPIO110/CLKRUN

GPIO111/CLKRUN

GPIO112/CLKRUN

GPIO113/CLKRUN

GPIO114/CLKRUN

GPIO115/CLKRUN

GPIO116/CLKRUN

GPIO117/CLKRUN

GPIO118/CLKRUN

GPIO119/CLKRUN

GPIO120/CLKRUN

GPIO121/CLKRUN

GPIO122/CLKRUN

GPIO123/CLKRUN

GPIO124/CLKRUN

GPIO125/CLKRUN

GPIO126/CLKRUN

GPIO127/CLKRUN

GPIO128/CLKRUN

GPIO129/CLKRUN

GPIO130/CLKRUN

GPIO131/CLKRUN

GPIO132/CLKRUN

GPIO133/CLKRUN

GPIO134/CLKRUN

GPIO135/CLKRUN

GPIO136/CLKRUN

GPIO137/CLKRUN

GPIO138/CLKRUN

GPIO139/CLKRUN

GPIO140/CLKRUN

GPIO141/CLKRUN

GPIO142/CLKRUN

GPIO143/CLKRUN

GPIO144/CLKRUN

GPIO145/CLKRUN

GPIO146/CLKRUN

GPIO147/CLKRUN

GPIO148/CLKRUN

GPIO149/CLKRUN

GPIO150/CLKRUN

GPIO151/CLKRUN

GPIO152/CLKRUN

GPIO153/CLKRUN

GPIO154/CLKRUN

GPIO155/CLKRUN

GPIO156/CLKRUN

GPIO157/CLKRUN

GPIO158/CLKRUN

GPIO159/CLKRUN

GPIO160/CLKRUN

GPIO161/CLKRUN

GPIO162/CLKRUN

GPIO163/CLKRUN

GPIO164/CLKRUN

GPIO165/CLKRUN

GPIO166/CLKRUN

GPIO167/CLKRUN

GPIO168/CLKRUN

GPIO169/CLKRUN

GPIO170/CLKRUN

GPIO171/CLKRUN

GPIO172/CLKRUN

GPIO173/CLKRUN

GPIO174/CLKRUN

GPIO175/CLKRUN

GPIO176/CLKRUN

GPIO177/CLKRUN

GPIO178/CLKRUN

GPIO179/CLKRUN

GPIO180/CLKRUN

GPIO181/CLKRUN

GPIO182/CLKRUN

GPIO183/CLKRUN

GPIO184/CLKRUN

GPIO185/CLKRUN

GPIO186/CLKRUN

GPIO187/CLKRUN

GPIO188/CLKRUN

GPIO189/CLKRUN

GPIO190/CLKRUN

GPIO191/CLKRUN

GPIO192/CLKRUN

GPIO193/CLKRUN

GPIO194/CLKRUN

GPIO195/CLKRUN

GPIO196/CLKRUN

GPIO197/CLKRUN

GPIO198/CLKRUN

GPIO199/CLKRUN

GPIO200/CLKRUN

GPIO201/CLKRUN

GPIO202/CLKRUN

GPIO203/CLKRUN

GPIO204/CLKRUN

GPIO205/CLKRUN

GPIO206/CLKRUN

GPIO207/CLKRUN

GPIO208/CLKRUN

GPIO209/CLKRUN

GPIO210/CLKRUN

GPIO211/CLKRUN

GPIO212/CLKRUN

GPIO213/CLKRUN

GPIO214/CLKRUN

GPIO215/CLKRUN

GPIO216/CLKRUN

GPIO217/CLKRUN

GPIO218/CLKRUN

GPIO219/CLKRUN

GPIO220/CLKRUN

GPIO221/CLKRUN

GPIO222/CLKRUN

GPIO223/CLKRUN

GPIO224/CLKRUN

GPIO225/CLKRUN


GPIO226/CLKRUN


GPIO227/CLKRUN

GPIO228/CLKRUN


GPIO229/CLKRUN

GPIO230/CLKRUN





hexainf@hotmail.com



0.375A


0.08A

1.5V/5.1A
OCP: 7A

$V_{OUT} = (1 + R1/R2) * 0.75$


$R_{ds(on)} = 13m\Omega$
 $L(\text{ripple current}) = (19 - 1.8) * 1.8 / (2.2u * 400k * 19) \sim 1.03A$
 $13m * 7 = RILIM * 10uA$
 $RILIM = 9.1K$
 $(10u * PR35) / R_{ds(on)} + \Delta I / 2 = I_{ocp}$

0.054A




 Quanta Computer Inc. PROJECT : ZH9		Size	Document Number	Rev
			VCCP 1.1V(UP6111A)	4A
Date:	Sunday, March 28, 2010	Sheet	31	of 40

hexainf@hotmail.com




INTERNAL CLOCK MODE



Quanta Computer Inc.
PROJECT : ZH9

Size	Document Number	Rev
	Clock Distribution Diagram	4A
Date:	Sunday, March 28, 2010	Sheet 35 of 40

hexainf@hotmail.com




POWER	Distribution
VIN	LCD Backlight, CPU_CORE,NB_CORE, +5VPCU, +3VPCU, +1.5VSUS, +1.1V_S5
CPU_CORE	CPU
CPU_VDDNB_CORE	power supply for on-die NorthBridge
NB_CORE	NorthBridge power supply
+5VPCU	USB Connector
+5V	CRT,Touch Pad ,Audio codec,SATA
+1.8V	NB & SB power supply
+3VPCU	RTC, Hall Sensor, System LED, EC, BIOS, Acer ID EEPROM, +3V_S5, +3VSUS, +3V
+3V_S5	SouthBridge,LAN , LAN EEPROM , RJ45 LED
+3VSUS	3G
+3V	CLK_GEN, CPU, NB,SB, LCD power switch,CCD, DMIC, BT, System LED, Codec, WLAN/Wimax, Card reader, EC
+2.5V	CPU,Discharge
+1.5VSUS	CPU,DDR,Discharge
+1.5V	CPU,DDR,NB
+SMDDR_VTERM	DDR
+SMDDR_VREF	CPU, DDR
+1.1V_S5	NorthBridge,Discharge
+1.1VSUS	Southbridge
+1.1V	CLK_GEN, CPU, NB, SB
CPU_VDDR	CPU

BOM Structure	
Fun.	Description
SPM@	w/ Sideport RAM
3G@	w/ 3G module
BT@	w/ BT module
HDM@	w/ HDMI
BOM@	BOM Control

BOM@		
Function		Description
CPU	CPU V105	U16: AJ00105VT00
	CPU K125	U16: AJ0K125VT02
	CPU K325	U16: AJ0K325VT02
	CPU K625	U16: AJ0K625VT03
w/ Sideport	w/ Sideport	L45,L46: Stuff(CX8PG221003) R142: Non-stuff C214: Stuff(CH4102K1B03) C416: Stuff(CH5102K9B06) Check U7,R295,R296,R283,R284
	w/ SAM Sideport	U7: AKD5LGGT506 ; R295,R284: Stuff ; R296,R283: Non-stuff
	w/ Hynix Sideport	U7: AKD5LZGTW04 ; R295,R283: Stuff ; R296,R284: Non-stuff
	w/ ATI Sideport	U7: AKD5LGGT700 ; R296,R284: Stuff ; R295,R283: Non-stuff
w/o Sideport	w/o Sideport	L45,L46: CS00003J951(0ohm) R142: Stuff(CS23002JB13) C214,C416: CS00002JB38(0ohm) U7,R295,R296,R283,R284: Non-stuff

Nile Power On Sequence



Power on sequence required:

SB820:

- 1.EC_RSMRST# ramp up time (10% to 90%) <= 50 ms
- 2.SB_PWRGD(ECPWROK) rise time <= 50 ms
- 3.SB_PWRGD(ECPWROK) fail time <= 1 ms
- 4.SB_PWRGD(ECPWROK) de-asserted at least 1 ns before EC_RSMRST# is asserted when entering G3 state.
- 5.VBAT will be valid at least 5 seconds before S5_3.3V and S5_1.1V are ramped up to allow start time for internal RTC.
- 6.50us<=all power rails rise time except +3.3V_S5<=40ms
- 7.100us<=+3.3V_S5 rise time<=40ms
- 8.+1.8V_S0 rails cannot ramp before the +3.3V_S0 rails.
- 9.+1.1V_S0 rails cannot ramp before the +1.8V_S0 rails.
- 10.+1.1V_S0 rails cannot ramp before the +3.3V_S0 rails.
- 11.+1.1V_S5 rails cannot ramp before the +3.3V_S5 rails.
- 12.+3V_S5 ramp down time > 300 μ s.

RS880:

- 1.+1.1V valid before NB_PWRGD HIGH >= 1 ms
- 2.+1.8V_NB_IOPLLVDD18c(+1.8V) cannot ramp before the 3.3-V rails
- 3.+1.5V_SPM_VDDQ(+1.5V)cannot ramp before the 3.3-V rails
- 4.+1.8V_NB_VDDLTP18(+1.8V)cannot ramp before the 3.3-V rails
- 5.+1.8V_NB_PLLVDD18(1.8V)cannot ramp before the 3.3-V rails
- 6.3.3-V rails cannot exceed the 1.8/1.5-V Sideport or 1.8-V Display and PLL rails by > 2.1 V.
- 7.IOPLLVDD/PLLVD(+1.1V) cannot ramp up before the 1.8/1.5-V Sideport or 1.8-V Display and PLL rails.
- 8.VDDC(+NB_CORE) rail cannot ramp before the 1.1-V PLL rails.

Notice:

- 1.CPU_LDT_RST# msut be asserted a minimum of 1ms prior to the assertion of CPU_PWRGD
- 2.CPU_CLKP/N must be within specification a minimum of 1ms prior to the assertion of CPU_PWRGD
- 3.CPU_PWRGD remains deasserted at least 1ms after both CPU_CLKP/N and all voltages to the processor are within specification for operation
- 4.all NB power rails(1.8V/1.2V/1.1V) valid before NB_PWRGD at least 1ms
- 5.stable input clocks from CLKGEN(HT_REFCLKP/N) to NB before NB_PWRGD at least 1ms

SB SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN)
(SB_DA0)/(SB_CL0) (+3V)	V	V	V
Power Plane	+3V	+3V	+3V
MOS CKT (Level shift)	X	X	X*

*Reserve: There is not SMBUS function in AVL

EC SMBUS Table

	Battery	CPU thermal Sensor
EC775 SDA1 / SCL1 (+3VPCU)	V	
EC775 SDA2 / SCL2 (+3V)		V
EC775 SDA3 / SCL3 ()		
Power Plane	+3VPCU	+3V
MOS CKT (Level shift)	X	X

SLP_S3#(SUSB#):
S3 Sleep Power plane control Assertion of SLP_S3# shuts off power to non-critical components
when system transitions to S3, S4, or S5 states.

SLP_S5#(SUSC#):
S5 Sleep Power plane control - Assertion of SLP_S5# shuts power off to non-critical components
when system transitions to S4 or S5 state.

