



ZRL BLOCK DIAGRAM


VER : 1A	
BOM P/N	Description
31ZRLMB0000	ZRL MB ASSY (UMA,HR,DC) W/O CPU
31ZRLMB0010	ZRL MB (UMA,HR,DC, SURGE) W/O CPU








Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DPIPEG POWER	PG_1V_EN	Discrete enable








DP & PEG Compensation





eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms

PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

Processor pull-up(CPU)




eDP Hot-plug

HPD disable




Quanta Computer Inc.

PROJECT : ZRL



POWER

U17F

CPU Core Power
SNB 45W:52ASpec
470uF/4mohm x 4
22uF x 16
10uF x 10




CPU-989P-IPGA

PEG AND DDR



CORE SUPPLY

SVID

SENSE LINES

VIDALERT#
VIDSCLK
VIDSOUTCPU VCCPL
SNB 45W:1.5A
Spec
330uF/7mohm x 1
10uF x 1
1uF x 2

SNB 45W:8.5A

Spec
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)CPU VGT
SNB 45W:21.5A
Spec
470uF/4mohm x 2
22uF x 12Layout note: need routing
together and ALERT need
between CLK and DATA

POWER

U17G

GRAPHICS

SENSE
LINES

VREF


DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

CPU-989P-IPGA






The CFG signals have a default value of '1' if not terminated on the board.


A

Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Tuesday, June 21, 2011	Sheet 7 of 34



Cougar Point (LVDS, DDI)




PCH Pull-high/low(CLG)




System PWR_OK(CLG)




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug (CLG)




PCH Dual SPI (CLG) MX25L3205DM2I-12G: AKE39FP0Z00 W25X32VSSIG: AKE39ZP0N00



PCH2 (CLG)

<http://hobi-elektronika.net>




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										




Size	Document Num
Date:	Tuesday, Jun 11, 2025 11:05 AM



edugar Point-M (PCI-E, SMBUS, CLK)






Quanta Computer Inc. PROJECT : ZRL		
Size	Document Number	Rev
	Cougar Point 3/6	1A
Date:	Tuesday, June 21, 2011	Sheet 10 of 34



	dGPU PWR_CTRL# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)
1 = GPU power is control by H/W (pure Discrete SKU)

GPIO Pull-up/Pull-down(CLG)





GPIO27:
Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep.
If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

R353??


CougarPoint_R1P0

SV_SET_UP
High = Strong (Default)




Intel ME Crypto Transport Layer
Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

SGPIO



MFG-TEST



FDI TERMINATION
VOLTAGE OVERRIDE

LOW - Tx, Rx terminated
to same voltage

DMI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to
same voltage (DC Coupling Mode)
(DEFAULT)

BIOS RECOVERY

High = Disable (Default)
Low = Enable



Quanta Computer Inc.

PROJECT : ZRL


Cougar Point 4/6


Date: Tuesday, June 21, 2011


Sheet 11 of 34

Rev 1A


Cougar Point-M (POWER)








CAD Note: All VREF traces should have 10 mil trace width



Place these Caps near So-Dimm1.




Quanta Computer Inc.


PROJECT : ZRL

Size	Document Number	Rev
	DDPH 30 DMM 1	1A


Date: Tuesday, June 21, 2011 Sheet 15 of 34




LVDS




LCD Power




Backlight Control






EMI




HDMI-detect




LAN


<http://hobi-elektronika.net> <BOM note>
If center tap power
If center tap power



TRANSFORMER



RJ45 Connector




Quanta Computer Inc.

PROJECT : ZRL

Size	Document Number LAN AR8158L		
Date:	Tuesday, June 21, 2011	Sheet	18 of 34


+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




The schematic diagram illustrates the power supply network for the AD9288. It features three primary power supply rails: +3V, +5V, and +1.05V_VTT. Each rail is connected to a series of capacitors (C100 to C240) with values of 0.1µF/25V 4 XSR. The +3V rail is connected to C195 to C262, the +5V rail to C264 to C464, and the +1.05V_VTT rail to C476 to C422. The capacitors are connected to ground. The diagram also shows the connection of the +VCC_GFX, +VCC_CORE, and +VCC_VTT pins to the respective power supply rails.




MAIN SATA HDD





ODD (SATA)




MIC



HP




C-test , remove Q25,Q24, stuff R236,R235 fix POPO sound




4 in 1 CARD READER IC (SD,MMC,xD,MS)

<http://hobi-elektronika.net>




CTRL0, CTRL 1 trace length shorter ,
and surround with GND.



PIN45=Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input

2 IN 1 CARD READER CONN (SD/MMC)





Main	DFHS11FR011
Second	DFHS11FR033




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number AU6433 CardReader	Rev 1A
Date:	Tuesday, June 21, 2011	Sheet 23 of 43




*BT




LED


POWER



Battery



USB/B



Quanta Computer Inc.

PROJECT : ZRL

USB/ BT


Size	Document Number
------	-----------------

Date: Tuesday, June 21, 2011

Sheet 24 of 34


Rev
1A

K/B




<http://hobielektronika.net>

TP




CPU FAN



FANPWR = 1.6*VSET


HOLE





Quanta Computer Inc.
PROJECT : ZRL


Size	Document Number	Rev
		1A

Date: Tuesday, June 21, 2011 Sheet 25 of 34










+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

+SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.38A
PEAK : 0.5A
Width : 20mil



AOL1718 $R_{dson}=3.8\sim4.3m\Omega$
 $L(ripple\ current)$
 $= (19-1.5) \times 1.5 / (1u \times 400k \times 19)$
 $\sim 3.454A$
 $V_{trip} = (15-3.454/2) \times 4.3m\Omega = 0.05707V$
 $R_{ILIM} = V_{trip} / 10u = 5.707K\Omega$


+1.5V
1.5 Volt +/- 5%
TDC : 0.38A
PEAK : 0.5A
Width : 20mil

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V


VCCSA_SEL	VCCSA
1	0.8V
0	0.9V

default 0.9V





+VCCSA
TDC : 4.5A
PEAK : 6A
OCP : 7A
Width : 180mil

OCP=7A
 $I_{ripple} = (19 - 0.9) * 0.9 / (2.2u * 300K * 19)$
 =1.299A
 $R_{th} = 14mohm * 8 * (7 - 0.65) / 10uA$
 =71.125K
 Ipeak=8.299A



For EC control thermal protection (output 3.3V)



PROJECT : ZRL

Size	Document Number Discharge/1.8V)	Rev 1A
Date:	Tuesday, June 21, 2011	Sheet 33 of 34

Model	date	CHANGE LIST	MODEL
ZRL	5/18	page16 : L6,L8,L10 change to 0ohm C104,C86,C68 remove for monitor issue L5,L7,L9 change to 0603 package page 8 : add R422 for GFX_PWRGD page 27 : PQ26,PQ28 change footprint page 17 :Remove U6 HDMI level shift page 9 :add Q26,R423 to separate CODEC SYNC signal page 22 :change R239,R240 to 47 ohm by realtek page 29 : change FR133 to 1.58K, PR124 to 2.49K ,PC22,PC14 to 0.1u page 22 : remove Q25,Q24, stuff R236,R235 fix POPO sound page 24 : change R246 to 33ohm,R245 to 68ohm, R247 to 150ohm for LED brightness.	X 1A
			X 1A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
	5/25		1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
6/9			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
	2A		1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
			1A B2A
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	
		1A B2A	