


Schematic Page Description :


01 -- Page Description	21 -- PCH 1/6 (DMI/FDI/VIDEO)	41 -- FAN/Thermal Protection
02 -- System Block Diagram	22 -- PCH 2/6(SATA/RTC/HDA/LPC)	42 -- ADP AC IN
03 -- Power Map	23 -- PCH 3/6(PCIE/USB/CLK/NV)	43 -- CPU VCC_CORE (NCP5392)
04 -- Power Sequence 1/2	24 -- PCH 4/6(GPIO/CPU)	44 -- VAXG (NCP5380A)
05 -- Power Sequence 2/2	25 -- PCH 5/6(POWER)	45 -- DDR3 1.5V(TPS51116)
06 -- Clock	26 -- PCH 6/6(GND)	46 -- CPU_VTT(NCP1589A)
07 -- SMBus Block Diagram	27 -- MXM 3.0	47 -- +12V/ HDD(NCP1587)
08 -- GPIO list	28 -- Audio Codec(ALC888)	48 -- 3V/5V PCU/S5
09 -- CLOCK GENERATOR	29 -- AMP (MAX9736D)	49 -- +1.8V/+1.05V
10 -- MCP 1/7(CLK/CTRL/MISC)	30-- JMB380 CR &1394	
11 -- MCP 2/7(DDR3 CHANNEL A)	31 -- HDD/ODD	
12 -- MCP 3/7(DDR3 CHANNEL B)	32 -- MINI PCIE (WLAN/TV)	
13 -- MCP 4/7(PCIE/DMI)	33 -- USB/CCD/BT/MT	
14 -- MCP 5/7(VCCP)	34 -- Panel (DP/LVDS)	
15 -- MCP 6/7(MISC/VCC)	35 -- Panel (Control)	
16 -- MCP 7/7(GND)	36 -- CRT	
17 -- SODIMM 1	37 -- EC ITE 8512N/FLASH	
18 -- SODIMM 2	38 -- NVRAM	
19 -- SODIMM 3	39 -- I/O connector	
20 -- SODIMM 4	40 -- XDP/BRAIDWOOD	

F01 System Block Diagram



M/B



Power Rail	Destination	Voltage	SO Current
+VCC_CORE	Lynnfield : Default for initial power up	0.65V-1.4V 1.1V	90A(TDC)
V_AXG			
+1.1V_VTT	Lynnfield : Memory controller & shared cache Ibex Peak : DMI Ibex Peak : CPU_IO	1.045V-1.1V-1.155V 1.1V 1.05V-1.1V-1.16V	30A(TDC) 0.065A 0.001A
+1.8V	Lynnfield : Internal processor PLL Ibex Peak : Internal PLL & VRMs Ibex Peak : Dual channel NAND I/F	1.71V-1.8V-1.89V 1.71V-1.8V-1.89V 1.71V-1.8V-1.89V	1.1A 0.196A 0.156A
+1.5V_SUS	Lynnfield : CPU I/O Voltage for DDRIII DIMM :	1.425V-1.5V-1.575V	6A
SMDDR_VTERM	DDRIII Terminator:	0.75V	2A
+1.05V	Ibex Peak : VccCore Ibex Peak : Vcc core I/O buffer Ibex Peak : DMI buffer voltage Ibex Peak : Display PLL A power Ibex Peak : Display PLL B power	0.998V-1.05V-1.1V 0.998V-1.05V-1.1V 0.998V-1.05V-1.1V 0.998V-1.05V-1.1V 0.998V-1.05V-1.1V	1.629A 3.251A 0.065A 0.075A 0.075A
+1.5V	Mini PCIE : +1.5V(WLAN)		
+3V	Ibex Peak : I/O buffer voltage Ibex Peak : Display DAC Analog power CH7308 : LVDD ALC662 : DVDD Mini PCIE : +3.3V(WLAN) CAREMA	3.14V-3.3V-3.47V 3.14V-3.3V-3.47V	0.357A 0.069A
	Ibex Peak : Core well Ref. voltage SATA ODD SATA HDD(2.5" x SSD) ALC662S : AVDD Touch Screen LCD Panel USB: x 12 ports	4.75V-5V-5.25V 5V	0.001A 6A
+12V			
+3V_S5	Ibex Peak : Intel Management Engine Ibex Peak : Suspend well I/O Buffer Ibex Peak : HD Audio controller Suspend Voltage LAN 82578DM : VDD CLK Gen_CK505 : VDD EC(IT8512) : VSTBY SPI FLASH ROM	3.14V-3.3V-3.47V 3.14V-3.3V-3.47V 3.14V-3.3V-3.47V	0.086A 0.168A 0.006A
+5V_S5	Ibex Peak : Suspend well Ref. Voltage	4.75V-5V-5.25V	0.001A
	INVERTER : Vin FAN_CPU		
+3VPCU			
+5VPCU			
15VPCU			
VIN			




Power Sequence




POWER SEQUENCE


Voltage Rails

Power	Voltage	S0	S3	S4	S5	PCU	G3	Cri Signal
+NCRTC	3V	ON	ON	ON	ON	ON	ON	
VIN	18.5V	ON	ON	ON	ON	ON	OFF	Adaptor In
+5VPCU	5V	ON	ON	ON	ON	ON	OFF	Adaptor In
+5VPCU	3.3V	ON	ON	ON	ON	ON	OFF	Adaptor In
+5V_S5	5V	ON	ON	ON	ON	OFF	OFF	S5_PWRON
+3V_S5	3.3V	ON	ON	ON	ON	OFF	OFF	S5_PWRON
+5V_S3	5V	ON	ON	OFF	OFF	OFF	OFF	S3_SV_EN
+1.5V_S0S	1.5V	ON	ON	OFF	OFF	OFF	OFF	SUSION
S0SD3_VTBSK	0.75V	ON	OFF	OFF	OFF	OFF	OFF	SUSION
+12V	12V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+5V	5V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+3V	3.3V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.5V	1.5V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.05V	1.05V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.8V	1.8V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
+1.1V_VTT	1.1V/1.05V	ON	OFF	OFF	OFF	OFF	OFF	MAINON
V_AIO	777V	ON	OFF	OFF	OFF	OFF	OFF	GFX_VR_EN
+VCC_CORE	777V	ON	OFF	OFF	OFF	OFF	OFF	VRON

[illegible]




ZN7 SMbus Block Diagram




NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
		I		INITIAL : HIGH / ACTIVE : LOW
		B		
		I		
		I		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		O		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		O		
		O		
		O		
		I		
		I		

NAME	GPIO/PIN	I/O	DESCRIPTION	ACTIVE
		I		
		B		
		I		
		I		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		O		
		O		
		O		
		O		
		I		
		I		
		I		
		I		
		I		
		I		
		I		
		O		
		O		
		O		
		O		
		I		
		I		

Clock Generator




CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable




**Quanta Computer Inc.**
PROJECT : ZN9

Size	Document Number	Rev
	Clock Generator	F
Date:	Monday, March 29, 2010	Sheet 9 of 51


CFG	H	L	Notes
0			H:1x16, L:2x8
1	RSVD		
2	RSVD		
3	NORM	RSVD	LANE REVERSAL
4	DISABLE	ENABLE	DP PRESENCE
5	RSVD		
6	RSVD		

CFG 0-6 all internal PULL-UP


Need to be placed close to processor to minimize ESD risk



VID[7:0] : 00101110 =>1.325V@VCC,Max
2009B FMB processors supported



CAD NOTE:
PLACE TDO TERMINATION NEAR XDP CONNECTOR
PLACE TCK/TDI/TMS END TERMINATION NEAR CPU



19,20 M_B_DQ[63:0] << >>

>>> M_B_A[15:0] 19,20

19,20 M_DM_B[7:0] << >>


CN23B



CN CPU SOCKET SMD LGA1156

2/10



SB_MA15	AV11	M B A15		
SB_MA14	AY12	M B A14		
SB_MA13	AW28	M B A13		
SB_MA12	AW15	M B A12		
SB_MA11	AW16	M B A11		
SB_MA10	AY25	M B A10		
SB_MA9	AY16	M B A9		
SB_MA8	AT17	M B A8		
SB_MA7	AU16	M B A7		
SB_MA6	AW17	M B A6		
SB_MA5	AV17	M B A5		
SB_MA4	AY18	M B A4		
SB_MA3	AU17	M B A3		
SB_MA2	AV18	M B A2		
SB_MA1	AU18	M B A1		
SB_MA0	AU20	M B A0		
SB_BS2	AV12	M BA B2	>>>M_BA_B2	19,20
SB_BS1	AW25	M BA B1	>>>M_BA_B1	19,20
SB_BS0	AU25	M BA B0	>>>M_BA_B0	19,20
SB_RAS_N	CAW26	M B RAS#	>>>M_B_RAS#	19,20
SB_CAS_N	CAW27	M B CAS#	>>>M_B_CAS#	19,20
SB_WE_N	CAU26	M B WE#	>>>M_B_WE#	19,20
SB_CS_N7	CAK24		1	TP36
SB_CS_N6	CAK24		1	TP35
SB_CS_N5	CAK24		1	TP34
SB_CS_N4	CAK23		1	TP29
SB_CS_N3	CAV29	M CS# B3	>>>M_CS#_B3	20
SB_CS_N2	CAV26	M CS# B2	>>>M_CS#_B2	20
SB_CS_N1	CAW29	M CS# B1	>>>M_CS#_B1	19
SB_CS_N0	CAV27	M CS# B0	>>>M_CS#_B0	19
SB_ODT3	AU28	M ODT B3	>>>M_ODT_B3	20
SB_ODT2	AV27	M ODT B2	>>>M_ODT_B2	20
SB_ODT1	AU29	M ODT B1	>>>M_ODT_B1	19
SB_ODT0	AU27	M ODT B0	>>>M_ODT_B0	19
SB_CKE3	AV9	M CKE B3	>>>M_CKE_B3	20
SB_CKE2	AU9	M CKE B2	>>>M_CKE_B2	20
SB_CKE1	AY9	M CKE B1	>>>M_CKE_B1	19
SB_CKE0	AW8	M CKE B0	>>>M_CKE_B0	19
SB_CK3	AR19	M CLK DDR B3	>>>M_CLK_DDR_B3	20
SB_CK2	AR18	M CLK DDR B2	>>>M_CLK_DDR_B2	20
SB_CK1	AN17	M CLK DDR B1	>>>M_CLK_DDR_B1	20
SB_CK0	AN16	M CLK DDR B0	>>>M_CLK_DDR_B0	20
SB_DQS8	AR14	M B DQS8	>>>M_B_DQS8	19,20
SB_DQS7	AL37	M B DQS7	>>>M_B_DQS7	19,20
SB_DQS6	AM36	M B DQS6	>>>M_B_DQS6	19,20
SB_DQS5	AR36	M B DQS5	>>>M_B_DQS5	19,20
SB_DQS4	AR37	M B DQS4	>>>M_B_DQS4	19,20
SB_DQS3	AP32	M B DQS3	>>>M_B_DQS3	19,20
SB_DQS2	AR32	M B DQS2	>>>M_B_DQS2	19,20
SB_DQS1	AT25	M B DQS1	>>>M_B_DQS1	19,20
SB_DQS0	AR24	M B DQS0	>>>M_B_DQS0	19,20
SB_DQ8	AR8	M B DQ8	>>>M_B_DQ8	19,20
SB_DQ7	AP8	M B DQ7	>>>M_B_DQ7	19,20
SB_DQ6	AN6	M B DQ6	>>>M_B_DQ6	19,20
SB_DQ5	AM6	M B DQ5	>>>M_B_DQ5	19,20
SB_DQ4	AH6	M B DQ4	>>>M_B_DQ4	19,20
SB_DQ3	AJ5	M B DQ3	>>>M_B_DQ3	19,20
SB_DQ2	AF4	M B DQ2	>>>M_B_DQ2	19,20
SB_DQ1	AE5	M B DQ1	>>>M_B_DQ1	19,20
SB_DQ0	AE4	M B DQ0	>>>M_B_DQ0	19,20

AG3 DIMM VREFB >>> VREF_DQ_DDRB 19,20









For DMI bus split power plane






7/10

CN CPU SOCKET SMD LGA1156










CHANNEL A DIMM 0



Place these Caps near So-Dimm0.





CHANNEL A DIMM 1




FOX H:5.2 white
PCB Placement



PCH



SPD SA0	0
SPD SA1	1





CHANNEL B DIMM 3





SUYIN H:9.2 RVS Black

PCB Placement





IBEX PEAK-M (LVDS, DDI)




<http://hobi-elektronika.net>

RTC Circuitry




HDA Bus




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.

PCH SPI




IBEX PEAK-M (HDA, JTAG, SATA)



Intruder Detect: This signal can be set to disable system if box detected open.

HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVIR=>+1.8V (default)
external pull-up
VCCVIR=>+1.5V

PCH Strap Table







Pin Name	Strap description	Sampled	Configuration	ZN7 note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 R432 *10K/3 4 SPCR												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R410 *10K/3 4 PCI_GNT3# 23												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC R383 330K/3 4 PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V R457 *1K/3 4 NV_ALE NV_ALE 23												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V R156 *1K/3 4 NV_CLE NV_CLE 23												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	R18 *1K/3 4 HDA_DOCK_EN#												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 R456 *1K/3 4 SPI_SI R												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_SS R63 10K/3 4 RSV_GPIO8 24												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_SS R100 1K/3 4 CR_WAKE# 24												

<http://hobi-electronics.net>


<http://hobi-elektronika.net>

IBEX PEAK-M (PCI,USB,NVRAM)


IBEX PEAK-M (PCI-E, SMBUS, CLK)



IBEX PEAK-M (GPIO,VSS NCTF,RSVD)




GPU RST#





Output To CPU



GPIO Pull-up/Pull-down










IBEX PEAK-M (POWER)








IBEX PEAK-M (GND)



Check Footprint and P/N




02/05 Change CON2 P/N to DFWF50MR004





AUDIO AMPLIFIER


12/22 Add AR70/AR71 near the CODEC by ADI demanded



02/05 Change CON6 from 4PIN to 5PIN (DFHD05MS041)
Change CON7 from 5PIN to 4PIN (DFHD04MR103)



12/22 Add AR72/AR73 near the CODEC by ADI demanded





2/5 Change CON6 footprint from 50273-0050n-001-5p-r
to 50273-0050n-001-5p-L


1/28 ME change from 4 to 5pin.

 Quanta Computer Inc. PROJECT : ZN9		Rev F
Date: Monday, March 29, 2010		Sheet 29 of 51


6 IN 1 CARD READER



As close as possible to
CN28 Pin38




HPspec: It illuminates when a card is inserted into the connector and flashes with read/write activity.



Share Pin

Share Pin	XD	MS	SD
SP1	XDR/B#	MS_CLK	SD_WP
SP2	XDR-RE#	MS_INS#	
SP3	XDR-CE#		SD_D1
SP4	XDR-CLE	MS_D7	SD_D0
SP5	XDR-ALE	MS_D3	SD_D7
SP6	XDR-WE#		SD_CD#
SP7	XDR-WP	MS_D6	SD_D6
SP8	XDR-D0	MS_D2	SD_CLK
SP9	XDR-D1	MS_D0	SD_D5
SP10	XDR-D2		SD_CMD
SP11	XDR-D3	MS_D4	SD_D4
SP12	XDR-D4	MS_D1	SD_D3
SP13	XDR-D5	MS_D5	SD_D2
SP14	XDR-D6	MS_BS	




1st 2.5"/3/5" SATA HDD


SATA HDD CONNECTOR

From PCH SATA


CAP. Close connect side



SATA HDD CONNECTOR




SATA CD-ROM




SATA ODD CONNECTOR

USB connector same as ZN6



2/1 ADD ESD protection diodes in IO/B signal pin(CN7 P.3/P.4/P.5)





		Quanta Computer Inc. PROJECT : ZN9	
		Size Document Number SATA HDD/ODD	Rev F
Date: Monday, March 29, 2010		Sheet 31 of 51	

Wireless + BT and Port 80 Debug

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Footprint : MIPCI-800055FB052GX-52P-LDV-NB4



02/05 Change CN26/CN27 P/N to DFHD52MS035



TV

350mA, 20mil


TV use +3V

check 是否要串CAP


H=0.0




Side USB




BLUETOOTH CONNECTOR



WEB CAM MODULE




For dongle




MULTI-TOUCH


HP spec:USB header for touch controller must be able to support 3.0 A.




UMA DP CONN for scalar Board



01/13 Change the Netname from "8028_RST" to "PLTRST#"
01/27 Change the Scalar Board CON5 P.6 from 12V to 3V
02/05 Change the CON4(DP CONN) from right angle type to vertical type (DFHD30MS760)
02/05 Change the CON4(DP CONN) P1,P3,P5 connector +5V power rail for fix scalar power sequence



LVDS+DP CONN for UMA




DP I/P and ctrl signal from MB

02/05 Change CON3 P/N to DFWF50MR004



EEPROM IIC Selection

PANEL EDID DATA

02/02 un-stuff the R683 and Stuff the R684



02/02 un-stuff the R631 and Stuff the R685


[illegible]

	Scalar_BL_EN	INT_LVDS_BLON	MXM_LVDS_BLON
Clarkdale - UMA LVDS	0V	3.336V	0V
Clarkdale+MXM -MXM LVDS	0V	0V	3.29V
Lynnfield+MXM - MXM LVDS	0V	0V	3.289V
Clarkdale+MXM + Scalar - Scalar LVDS	3.183V	0V	0V
Lynnfield +MXM + Scalar - Scalar LVDS output	3.177V	0V	0V


[illegible]

PWM CONTROL

Add on scalar control signal for Cayman ver.
02/05 un-stuff the R360,R361,R632




CRT for Debug



Quanta Computer Inc.

PROJECT : ZN9

Size	Document Number	Rev
	CRT	F
Date:	Monday, March 29, 2010	Sheet 36 of 51



88502-2401-24P-4


Pin	Signal	Notes
24	MX2	
23	MX0	
22	MX3	
21	MX5	
20	MX1	
19	MX0	
18	MX2	
17	MX4	
16	MX5	
15	MX1	
14	MX3	
13	MX5	
12	MX2	
11	MX4	
10	MX1	
9	MX0	
8	MX2	
7	MX4	
6	MX5	
5	MX1	
4	MX3	
3	MX5	
2	MX2	
1	MX4	

0402 size

Layout Note:
32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.

	MID3	MID2	MID1
EVT PCBA	0	0	0
	0	0	1
	0	1	0
	0	1	1


<http://hobi-elektronika.net>



Cancel Braidwood function


		Quanta Computer Inc.	
		PROJECT : ZN9	
Size	Document Number		Rev
	BRAIDWOOD		F
Date:	Monday, March 29, 2010	Sheet	38 of 51

02/01 ADD ESD protection diodes in IO/B signal pin(CONN3 P.1/P.3/P.5/P.7/P.9)




The aqua-white (470 +/- 5 nm) color is used to indicate the system is powered on and in the S0 state. The amber (590 +/- 5 nm) color is used to indicate the system is in one of the standby states (S3, S4, S5).

FOR




02/03 delete the R607/R608/R609/SW1/SW2/SW3
Add ESD*3 and CN?
Volume Control function change to Daughter/B

~~G-SENSOR (3-Axial)~~




Connect to EC




20 pin for USB3.0 Controller

CPU XDP Connector




CAD NOTE:
PLACE TDO TERMINATION NEAR XDP CONNECTOR
PLACE TCK/TDI/TMS END TERMINATION NEAR CPU


PCH XDP Connector



1/12 remove the XDP_FN13 off-page connection




For EMI





A single green-colored (565 $\pm$ 5 nm) LED should be provided as part of the internal power supply. It illuminates when the power supply has AC power available and output power is good (even when system is off).


1/12 un-stuff PD9 for power request



CPU AXG




DDR3 1.5V (TPS51116)



$$\begin{aligned} \text{del_IL} &= (19\text{V} - 1.5\text{V}) * 1.5\text{V} / (0.88\text{u} * 400\text{K} * 19\text{V}) = 3.92\text{A} \\ (10\text{uAxPR26/Rdson}) + \text{del_IL} / 2 &= \text{Iocp} \\ (10\text{uA} * 4.1\text{K} / 2.15\text{m}) + \text{del_IL} / 2 &= 21.029\text{A} \end{aligned}$$

+1.1V VTT

02/02 change the PC222,PC223 Value from 100U to 47U



19V to 12V Power CKT

02/05 Stuff the PC166 (CC62704MZ02)

02/05 Delete the JP2 (SHORT PAD)

02/04 Change PQ44 P/N BAM44960000
Change PQ45 P/N BAM47120000
02/04 Change PR210 to 10K (CS31002FB26)

12/10 add EMI solution

MAX: 4A
OCP: 6A

Quanta Computer Inc.
PROJECT : ZN9
+12V/ HDD(NCP1587)
Date: Monday, March 29, 2010 Sheet 47 of 51

19V to 12V Power CKT

02/05 Stuff the PC166 (CC62704MZ02)

02/05 Delete the JP2 (SHORT PAD)


02/04 Change PQ44 P/N BAM44960000
Change PQ45 P/N BAM47120000
02/04 Change PR210 to 10K (CS31002FB26)

12/10 add EMI solution




MAX: 4A
OCP: 6A



Quanta Computer Inc.
PROJECT : ZN9
+12V/ HDD(NCP1587)
Date: Monday, March 29, 2010 Sheet 47 of 51

3VPCU & 5VPCU
+3V_S5 & +5V_S5
+3V & +5V



+1.8V & +1.05V





02/05 delete the H22 location

<http://hobi-elektronika.net>

File			<Title>
Size	Document Number		Rev
C	<Doc>		F
Date:	Monday, March 29, 2010	Sheet	50 of 51

Change list		
EVT1.5	1.Remove Vcore output 0 ohm resistor --- R2144,R2145,R2146,R2147 (p.41)	
	2.RST signal change pull high to +1.2V_VTT (p.43)	
	3.Remove R2111 (p.45)	
	4.R2115 value change to 10k ohm (p.45)	
	5.1.2V and 1V Vcore High/Low side MOSFET output to AG51448 --- PQ14,PQ15,PQ16,PQ18 (p.45)	
	6.R2149 (p.45)	
	7.A481 use QP4 (p.45)	
	8.R2121 value change to 10k ohm (p.45)	
	9.R2127 value change to 22k ohm (p.45)	
	10. Change Change	
EVT2.0	11. USB data bit swapping for USB trace routing smoothly	
	12.Change rear I/O connector pindefine and move USB connector close to PCB	
	13.Change rear I/O connector pindefine and move USB connector close to PCB	
	14.Add trace for RST power	
	15.Modify short IO circuit	
	16.D-MOS and MOSFET separate into two connector (He-Can: 6 pin, 6-MOS: 4 pin)	
	17.Change side I/O USB connector for mechanical drawing design	
	18.Change SATA pin Define	
	19.A481 12V/10V switch circuit for panel power (optimal and optional)	
EVT2.5	1. USB data bit swapping for USB trace routing smoothly	
	2.Change rear I/O connector pindefine and move USB connector close to PCB	
	3.Change rear I/O connector pindefine and move USB connector close to PCB	
	4.Add trace for RST power	
	5.Modify short IO circuit	
	6.D-MOS and MOSFET separate into two connector (He-Can: 6 pin, 6-MOS: 4 pin)	
	7.Change side I/O USB connector for mechanical drawing design	
	8.Change SATA pin Define	
	9.A481 12V/10V switch circuit for panel power (optimal and optional)	

Change list		
F01	1. RST--- IO121 stuff the RST1 to pull high to +V, so-stuff the RST1	
	2. RST--- IO121 Change the CMOS 2 to Memory from 74V14 RST1 to 74V14R1	
	3. RST--- IO121 Change the CMOS 2 to Memory from 74V14 RST1 to 74V14R1	
	4. RST--- IO121 RST1 stuff the R4 for RST test	
	5. RST1--- IO121 RST1 stuff the R4 for RST test	
	6. RST1--- IO121 RST1 stuff the R4 for RST test	
	7. RST1--- IO121 RST1 stuff the R4 for RST test	
	8. RST1--- IO121 RST1 stuff the R4 for RST test	
	9. RST1--- IO121 RST1 stuff the R4 for RST test	
	10. RST1--- IO121 RST1 stuff the R4 for RST test	
F02	11. RST1--- IO121 RST1 stuff the R4 for RST test	
	12. RST1--- IO121 RST1 stuff the R4 for RST test	
	13. RST1--- IO121 RST1 stuff the R4 for RST test	
	14. RST1--- IO121 RST1 stuff the R4 for RST test	
	15. RST1--- IO121 RST1 stuff the R4 for RST test	
	16. RST1--- IO121 RST1 stuff the R4 for RST test	
	17. RST1--- IO121 RST1 stuff the R4 for RST test	
	18. RST1--- IO121 RST1 stuff the R4 for RST test	
	19. RST1--- IO121 RST1 stuff the R4 for RST test	
	20. RST1--- IO121 RST1 stuff the R4 for RST test	