



ZA8 Block Diagram



ZA8 Power On Sequence



*Note: EC will sampling SUSB# & SUSC# every 5ms.

BOM naming rule

Items	Function	Name	Description
1	3G Module	3G@	
2	HDT debug function	HDT@	
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			



AMD SB600 SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN)
SB600 SDATA0/SCLK0 (+3V)	V	V	V
SB600 SDATA1/SCLK1 (+3V_S5)			
Power Plane	+3V	+3V	+3V
MOS CKT	Reserve	Reserve	Reserve


EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM
EC775 SDATA1/SCLK1 (+3VPCU)	V		
EC775 SDATA2/SCLK2 (+3VPCU)		V	
EC775 SDATA3/SCLK3 (+3VPCU)			V
EC775 SDATA4/SCLK4 (+3VPCU)			
Power Plane	+3VPCU	+3V	+3VPCU
MOS CKT	X	X	X


EXT CLK FREQUENCY SELECT TABLE(MHZ)





$I_{oh} = 5 \cdot I_{ref}$
 (2.32mA)
 $V_{oh} = 0.71V @ 60\text{ ohm}$



IDT: AL951462K07 ; ICS951462
Silego: AL084605K05 ; SLG84605TTR


[illegible]

 Quanta Computer Inc. PROJECT : ZA8		Rev 1A
Size	Document Number	
CLOCK GENERATOR		
Date:	Friday, May 08, 2009	
	Sheet	3 of 35



Power name	Description	Voltage
VLDT_A/B	HyperTransport I/O ring power supply	1.2V

(CPU) Processor DDR2 Memory Interface



Power name	Description	Voltage
VTT	VTT Power	0.9V





Quanta Computer Inc.

PROJECT : ZA8

TURION 64 DDRII I/F


Size	Document Number	Rev
Date:	Friday, May 08, 2009	1A

Sheet 5 of 35




Power name	Description	Voltage
VDD	Core power supply	1.05V
VDDIO	DDR SDRAM I/O ring power supply	1.8V


BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMS
PLACE CLOSE TO PROCESSOR AS POSSIBLE




1




(CLG)

Power rail (RS690)	Measured value	CRB spec
+NB_CORE	3A	2.5A
+1.2V	0.6A	0.7A
+1.8V	0.07A	0.05A
+3.3V	0.13A	0.3A




(CLG)

DESIGN NOTE:THE FOLLOWING DEBUG
POINTS SHOULD BE PROVIDED.



SPM(CLG)

Hynix 64MB	AKD5FG-TW03	IC SDRAM (84P) H5PS162FFR-25C (FBGA)
Samsung 64MB	AKD5FG-T501	IC SDRAM (84P) K4N51163QG-HC25 (FBGA)
Hynix 128MB	AKD5LG-TW02	IC SDRAM (84P) H5PS1G63EFR-20L (FBGA) STNBS
Samsung 128MB	AKD5LG-T510	IC SDRAM (84P) K4N1G164QE-HC20 (FBGA) STNBSQ




Power name	Description	Voltage
IOPLLVD18	1.2V power for memory I/O PLLs	1.8V
IOPLLVD12	1.8V power for memory I/O PLLs	1.2V

Power name	Description	Voltage
IOPLLVD18	1.2V power for memory I/O PLLs	1.8V
IOPLLVD12	1.8V power for memory I/O PLLs	1.2V

 Quanta Computer Inc. PROJECT : ZA8		Rev 1
Size	Document Number RS690E HT LINK I/F	
Date:	Friday, May 08, 2009	Sheet 9 of 35



Follow AMD check list, use X7R for all caps in this page



PCIE-->Single-Channel DVI/HDMI	
RS690/RS600	DVI/HDMI Connector
Signal	Pin Name
GFX_TX0P	Data2+
GFX_TX0P	Data2-
GFX_TX1P	Data1+
GFX_TX1P	Data1-
GFX_TX2P	Data0+
GFX_TX2P	Data0-
GFX_TX3P	Clock+
GFX_TX3P	Clock-



Quanta Computer Inc.
PROJECT : ZA8



High, LOAD ROM STRAP DISABLE
Low, LOAD ROM STRAP ENABLE

High, MEMORY SIDE PORT DISABLE
Low, MEMORY SIDE PORT ENABLE




Based on AMD RA_RS4X0C1.pdf for avoiding unwanted LCD behavior during power-on

Confirm...??


Confirm...??

DFT_GPIO5	DFT_GPIO[4:2]	DFT_GPIO1	DFT_GPIO0
Enables debug bus output via memory I/O pads	SB and GPP Link configuration	Select loading of strap values from EEPROM	Indicates if memory side port is available or not
0 : Use the memory data bus for debug bus output		0 : I2C master can load strap values from EEPROM if connected, or use default values if not connected.	0 : Memory side port available.
1 : Use default values.		1 : Use default values.	1 : Memory side port not available.
DEFAULT		DEFAULT	DEFAULT






 Quanta Computer Inc. PROJECT : ZA8		
Size	Document Number RS690E PLL & VEDIO I/F	Rev 1A
Date: Friday, May 08, 2009	Sheet 11 of 35	



A: (10/8) AMD checklist 3.02: 1-89
Add a 470uF (ESR <= 200 mQ)



U10E
RS690E



U10D
PART 4 OF 6

POWER

VDDA12_1 (VDDA18_1)
VDDA12_2 (VDDA18_2)
VDDA12_3 (VDDA18_3)
VDDA12_4 (VDDA18_4)
VDDA12_5 (VDDA18_5)
VDDA12_6 (VDDA18_6)
VDDA12_7 (VDDA18_7)
VDDA12_8 (VDDA18_8)
VDDA12_9 (VDDA18_9)
VDDA12_10 (VDDA18_10)
VDDA12_11 (VDDA18_11)
VDDA12_12 (VDDA18_12)
VDDA12_13 (VDDA18_13)
VDDA12_14 (VDDA18_14)
VDDA12_15 (VDDA18_15)
VDDA12_16 (VDDA18_16)
VDDA12_17 (VDDA18_17)
VDDA12_18 (VDDA18_18)
VDDA12_19 (VDDA18_19)
VDDA12_20 (VDDA18_20)
VDDA12_21 (VDDA18_21)
VDDA12_22 (VDDA18_22)
VDDA12_23 (VDDA18_23)
VDDA12_24 (VDDA18_24)
VDDA12_25 (VDDA18_25)
VDDA12_26 (VDDA18_26)
VDDA12_27 (VDDA18_27)
VDDA12_28 (VDDA18_28)
VDDA12_29 (VDDA18_29)
VDDA12_30 (VDDA18_30)
VDDA12_31 (VDDA18_31)
VDDA12_32 (VDDA18_32)

VDDA12_1
VDDA12_2
VDDA12_3
VDDA12_4
VDDA12_5
VDDA12_6
VDDA12_7
VDDA12_8
VDDA12_9
VDDA12_10
VDDA12_11
VDDA12_12
VDDA12_13
VDDA12_14
VDDA12_15
VDDA12_16
VDDA12_17
VDDA12_18
VDDA12_19
VDDA12_20
VDDA12_21
VDDA12_22
VDDA12_23
VDDA12_24
VDDA12_25
VDDA12_26
VDDA12_27
VDDA12_28
VDDA12_29
VDDA12_30
VDDA12_31
VDDA12_32

VDDA12_1
VDDA12_2
VDDA12_3
VDDA12_4
VDDA12_5
VDDA12_6
VDDA12_7
VDDA12_8
VDDA12_9
VDDA12_10
VDDA12_11
VDDA12_12
VDDA12_13
VDDA12_14
VDDA12_15
VDDA12_16
VDDA12_17
VDDA12_18
VDDA12_19
VDDA12_20
VDDA12_21
VDDA12_22
VDDA12_23
VDDA12_24
VDDA12_25
VDDA12_26
VDDA12_27
VDDA12_28
VDDA12_29
VDDA12_30
VDDA12_31
VDDA12_32

VDDA12_1
VDDA12_2
VDDA12_3
VDDA12_4
VDDA12_5
VDDA12_6
VDDA12_7
VDDA12_8
VDDA12_9
VDDA12_10
VDDA12_11
VDDA12_12
VDDA12_13
VDDA12_14
VDDA12_15
VDDA12_16
VDDA12_17
VDDA12_18
VDDA12_19
VDDA12_20
VDDA12_21
VDDA12_22
VDDA12_23
VDDA12_24
VDDA12_25
VDDA12_26
VDDA12_27
VDDA12_28
VDDA12_29
VDDA12_30
VDDA12_31
VDDA12_32


VDDA12_1
VDDA12_2
VDDA12_3
VDDA12_4
VDDA12_5
VDDA12_6
VDDA12_7
VDDA12_8
VDDA12_9
VDDA12_10
VDDA12_11
VDDA12_12
VDDA12_13
VDDA12_14
VDDA12_15
VDDA12_16
VDDA12_17
VDDA12_18
VDDA12_19
VDDA12_20
VDDA12_21
VDDA12_22
VDDA12_23
VDDA12_24
VDDA12_25
VDDA12_26
VDDA12_27
VDDA12_28
VDDA12_29
VDDA12_30
VDDA12_31
VDDA12_32

VDDA12_1
VDDA12_2
VDDA12_3
VDDA12_4
VDDA12_5
VDDA12_6
VDDA12_7
VDDA12_8
VDDA12_9
VDDA12_10
VDDA12_11
VDDA12_12
VDDA12_13
VDDA12_14
VDDA12_15
VDDA12_16
VDDA12_17
VDDA12_18
VDDA12_19
VDDA12_20
VDDA12_21
VDDA12_22
VDDA12_23
VDDA12_24
VDDA12_25
VDDA12_26
VDDA12_27
VDDA12_28
VDDA12_29
VDDA12_30
VDDA12_31
VDDA12_32

VDDA12_1
VDDA12_2
VDDA12_3
VDDA12_4
VDDA12_5
VDDA12_6
VDDA12_7
VDDA12_8
VDDA12_9
VDDA12_10
VDDA12_11
VDDA12_12
VDDA12_13
VDDA12_14
VDDA12_15
VDDA12_16
VDDA12_17
VDDA12_18
VDDA12_19
VDDA12_20
VDDA12_21
VDDA12_22
VDDA12_23
VDDA12_24
VDDA12_25
VDDA12_26
VDDA12_27
VDDA12_28
VDDA12_29
VDDA12_30
VDDA12_31
VDDA12_32

Power name	Description	Voltage
VDD_HT	I/O power for Hyper Transport I/F	1.2V
VDD18	Core transform power for GPIO and power for DFT_GPIO	1.8V
VDDR3	3.3V I/O power	3.3V
VDDA12	PCIe I/F main I/O power	1.2V
VDD_MEM	I/O power for DDR memory/DVO and debug I/O	1.8V

Un-Stuff D11, D12 and D14 at no-3G sku.




Power name	Description	Voltage
VDDA12	PCIe I/F main I/O power	1.2V
VDD_CORE	ASIC core power	1.0-1.2V

**Quanta Computer Inc.**
PROJECT : ZA8

Size	Document Number	Rev
	RS690E POWER	1A

Date: Friday, May 08, 2009Sheet 12 of 35

GPIO37, GPIO41,GPIO65 need to programming.



Power name	Description	Voltage
PCIE_PVDD	A-Link Express II PLL Power	1.2V
PCIE_VDDR	A-Link Express II Analog Power	1.2V




Quanta Computer Inc.
PROJECT : ZA8

Size	Document Number	Rev
	SB600 PCIE/PCIC/PULPC	1A

Date: Friday, May 08, 2009Sheet 13 of 35


GEVENT#5. GPM5 need to programming.




	1
--	---



AVDD SATA




Size	Document Number	Rev
	SB600 SATA/IDE	1/
Date:	Friday, May 08, 2009	Sheet 15 of 35



Power name	Description	Voltage
VDDQ	3.3V I/O Power	3.3V
VDD	Core Power	1.2V
S5_3.3V	3.3V S5 Power	3.3V
S5_1.2V	1.2V S5 Power	1.2V
USB_PHY_1.2V	1.2V USB PHY standby Power	1.2V
CPU_PWR	CPU I/O reference voltage	1.8V
V5_VREF	5V Reference voltage for PCI interface	5V
AVDDCK_3.3V	3.3V power for analog PLLs	3.3V
AVDDCK_1.2V	1.2V power for analog PLLs	1.2V


REQUIRED STRAPS



	AC_SDOUT	PCICLK4	PCICLK6	PCLK_OZ129	PCLK_DBC
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	PCI_CLK0	PCI_CLK1
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT


Board ID2	Board ID1	
0	0	Samsung 64MB
0	1	Samsung 128MB
1	0	Hynix 64MB
1	1	Hynix 128MB (Default)

Board ID0	
0	w/o side port
1	w side port (Default)




(1)Because GPIO pin of South Bridge have internal PU or PD.It will let Board ID become floating(+1.5V) when external circuit PD
(2)Change external pull down to 1K ohm for all BOARD_ID

DEBUG STRAPS




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED


CODEC(ADO)




Internal MIC




Speaker Amplifier(AMP)




MUTE(AMP)




Codec Power(ADO)




HDA Power(ADO)









Speaker(AMP)




LAN RTL8103EL (LAN)




LAN D/B CONNECTER(LAN)




MINI-CARD WLAN(MPC)




MINI-CARD 3G(MNC)




SIM CARD(RFM)



Keyboard(KBC)




WLAN LED and SW DB(UIF)




K/B Matrix	Button
MX1/MY0	WLAN Switch
MX2/MY0	T/P Switch

Function	LED Color
Power	Blue/Orange
BATT	Blue/Orange
HDD	Blue
Caps	Blue
Num	Blue
WLAN	Orange
T/P	Orange
3G	Green

T/P(TPD)



BT(BTM)









EMI




DC-IN JACK

65W Yellow DFPJ05MR007







$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO4710 Rdson=11.7~14.2mOhm


L(ripple current)

$$= (19 - 1.2) * 1.2 / (3.3u * 272k * 19)$$

$$\sim 1.878A$$

$$14.2m * 6 = RILIM * 20uA$$


$$RILIM = 4.26K (4.32K)$$



Quanta Computer Inc.
PROJECT : ZA8

Size	Document Number	Rev
	NB CORE 1.2V(UP6111AQDD)	1A
Date:	Friday, May 08, 2009	Sheet 28 of 35

OCP: 1.838A










AO4710 Rdson=11.7~14.2mOhm
 L(ripple current)
 $= (19-1.8) * 1.8 / (1.5u * 400k * 19)$
 $\sim 2.72A$
 $14.2m * 9 = RILIM * 10uA$
 $RILIM = 13K$
 $(10u * PR35) / Rdson + \Delta I / 2 = I_{ocp}$










Quanta Computer Inc.
 PROJECT : ZA8






Size	Document Number	Rev
	DDR 1.8V(TPS51116)	1A
Date:	Friday, May 08, 2009	Sheet 29 of 35













B-test




B-test



Quanta Computer Inc.

PROJECT : ZA8

Size	Document Number	Rev
	HOLE	1A
Date:	Friday, May 08, 2009	Sheet 32 of 35



POWER	Distribution
VCC_CORE	CPU
+5VPCU	Battery LED , Power LED , RTC , USB , Power Board
+3VPCU	HALL SENSOR , Battery LED , KB , EC , ID , SPI Flash , RTC
+NB_CORE	RS690M
+5V	CAMERA , SATA ODD/HDD , T/P , CRT , SB600 , CPU FAN , EC , INT SPK AMP
+3V	HALL SENSOR , LVDS , WLAN , KB , KB LED , Blue tooth , Touch sensor , Card Reader CRT , REQUIRED STRAPS , DEBUG STRAPS , SB600 , RS690M , DDR , CPU Thermal monitor , CPU FAN , CLK EC , Codec(CX 20561) , SIM Card , 3G MINI Card
+3V_S5	WLAN , SB600 , LAN
+2.5V	CPU
+1.2V_S5	SB600
+1.8VSUS	SB600 , DDR , CPU
+1.8V	SB600 , RS690M
+1.5V	SIM Card , 3G MINI Card , WLAN
+1.2V	SB600 , RS690M , CPU
+SMDDR_VTERM	DDR , CPU
+SMDDR_VREF	DDR

